

Optoelectronics and Image Sensors

CCD Sensors, Optocouplers, IR Emitters, Intelligent Displays, and Phototransistors

Data Book

1990

1 1

Linear Products

Linear Products Data Book Guide

Data Book	Contents	Document No.
 Linear Circuits Vol 1 Amplifiers, Comparators, and Special Functions 	Operational Amplifiers Voltage Comparators Video Amplifiers Hall-Effect Devices Timers and Current Mirrors Magnetic-Memory Interface Frequency-to-Voltage Converters Sonar Ranging Circuits/Modules Sound Generators	SLYD003 1989
 Linear Circuits Vol 2 Data Acquisition and Conversion 	A/D and D/A Converters DSP Analog Interface Analog Switches and Multiplexers Switched-Capacitor Filters	SLYD004 1989
 Linear Circuits Vol 3 Voltage Regulators and Supervisors 	Supervisor Functions Series-Pass Voltage Regulators Shunt Regulators Voltage References DC-to-DC Converters PWM Controllers	SLYD005 1989
 Telecommunications Circuits 	Equipment Line Interfaces Subscriber Line Interfaces Modems and Receivers/Transmitters Ringers, Detectors, Tone Encoders PCM Interface Transient Suppressors	SCTD001A 1988/89
 Optoelectronics and Image Sensors 	Optocouplers CCD Image Sensors and Support Phototransistors IR-Emitting Diodes Hybrid Displays	SOYD002A 1990
Interface Circuits	High-Voltage (Display) Drivers High-Power (Peripheral/Motor) Drivers Line Drivers, Receivers, Transceivers EIA RS-232, RS-422, RS-423, RS-485 IBM 360/370, IEEE 802.3, CCITT Military Memory Interface	SLYD002 1987
 Speech System Manuals 	TSP50C4X Family	SPSS010 1990

12

November 1989

General Information	1
CCD Image Sensors and Support Functions	2
Optocouplers (Isolators)	3
Intelligent LED Displays	4
Infrared Emitters and Phototransistors	5
Quality and Reliability	6
Applications	7

Optoelectronics and Image Sensors Data Book

CCD Image Sensors, Optocouplers, Intelligent Displays, IR Emitters, and Phototransistors



IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to or to discontinue any semiconductor product or service identified in this publication without notice. TI advises its customers to obtain the latest version of the relevant information to verify, before placing orders, that the information being relied upon is current.

TI warrants performance of its semiconductor products to current specifications in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Unless mandated by government requirements, specific testing of all parameters of each device is not necessarily performed.

TI assumes no liability for TI applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Information contained in this data book supersede all data for this technology published by TI in the United States before January 1990.

Copyright © 1990, Texas Instruments Incorporated

INTRODUCTION

This data book presents the three major categories of Optoelectronic and Image Sensing devices that Texas Instruments now offers to the Military, Computer, Industrial, and Consumer electronics markets. These categories are:

- CCD Linear Image Sensors
- Optocouplers/Optoisolators
- Intelligent LED Displays

The CCD Image Sensor product line offers a range of linear sensors from an organization of 128×1 to 3456×1 . The product family utilizes Tl's patented Virtual Phase technology to minimize the number of clock electrodes required by the imager, resulting in simpler external circuitry requirements and improved performance.

The Optocoupler/Optoisolator devices are offered in metal-can and plastic dual-in-line (P-DIP) packages, JEDEC-registered metal cans provide transistor output functions. All of TI's Optocoupler/Optoisolator P-DIPs are UL recognized and provide functions such as logic gates, triac, and transistor/Darlington outputs.

The Intelligent red LED Displays are plastic-encapsulated dual-in-line packages that contain TTL-compatible onboard electronics to decode input signals and provide constant current to each LED.

This data book also contains information on hermetically sealed standard Pill package Infrared Emitters and Phototransistors.

A selection guide, located in Section 1, lists the important electrical parameters and features. The glossary describes the symbols, abbreviations, terms, and definitions. Included is a cross-reference table listing other manufacturers with the direct or nearest replacement devices. The contents provides easy location of major information in the general information, quality and reliability, and applications sections. The alphanumeric index lists page numbers for all the device types. The detailed data sheets complete the salient features of the data book.

While this volume offers design and specification data only for Optoelectronic and Image Sensing components, complete technical information for all TI semiconductor products are available from your nearest TI Field Sales Office, local authorized TI distributor, or by writing directly to:

Texas Instruments Incorporated LITERATURE RESPONSE CENTER P. O. Box 809066 Dallas, Texas 75380-9066

We sincerely feel that you will discover this new 1990 Optoelectronics and Image Sensor Data Book to be a significant addition to your collection of technical literature.

MALAGORECHON

This detallook presents the three major categories of Opticelectronic and image Sensing devices that Texas Instruments now offers to the Military, Computer, Industrial, and Consumer electronics machers. These optepories

- CCD Linear Image Sensors
 - Octocouplers/Optologists
 - e Intelligent LED Displays

The CCD tringe Server product line offers a range of linear sensors from an organization of 128 × 1 re 3456 × 1. The product family utilizes TPs parented Virtual Phase rechnology to minimize the number of clock electrodus required by the images, resulting in simular external capulary sequirements and improved performance.

The Optocopier/Optoisolator devices are offered in motal can and plastic dupl in fina (P.O.P.) packages, JFOECregistered metal cans provide translator output functions. All of TEs Optocoupler/Optoisolator P-DiPs are UL, recognized and provide functions such as logic gates, tried, and translator/Darlington outpurs.

The Intelligent red LED Displays are plastic-encapsulated dual-in-line packages that contain TTL compatible onboard electronics to decode input signals and provide constant current to each LED.

This data book also contains information on harmatically scaled standard PIII peckage Intrarod Emitters and

A selection guide, located in Section 1, flets the important electrical parameters and features. The gloscary describes the symbols, abbreviations, terms, and deficitions, included is a cross-reference table fleting other manufacturers with the direct or negres, replacement devices. The contents provides easy location of major information in the general information, quelity and reliability, and applications socious. The alphanument index interactions are device types. The detailed data sheets complete the salient features of the data book.

While this volume offers design and specification data only for Opticalectronic and image Sensing components, complete technical information for all 11 semiconductor products are available from your nearest 11 Field Sales Office, local authorized 11 distributor, or by writing directly to:

exas Instruments Incorporated STERATURE RESPONSE CENTER C.O. Box 80900B

We sinceruly feet that you will discover this new 1990 Optionics and Image Sensor Date Book to be a significant addition to your option of rechnical instature.

General Information 2 **CCD Image Sensors and Support Functions** 3 **Optocouplers (Isolators)** Intelligent LED Displays 5 **Infrared Emitters and Phototransistors** 6 Quality and Reliability **Applications**

Contents

Page

General Information	Alphanumeric Index Quick Reference Guide Cross-Reference Guide Glossary
mation	

Contents

		Page
Section		
Section	General Information	1-1
	Contents Assertion (August 1947) Assertion (August 194	1-3
	Alphanumeric Index	1-5
	Quick Reference Guide	1-7
	Cross-Reference Guide	1-15
	Glossary	1-27
	TIL191, A88, TIL192, A88, TR103, A68 Oprocouplers	/
Section		
3-207	CCD Image Sensors	2-1
	Virtual Phase Image Sensing Technoloy	2-3
	TC102 128×1 CCD Linear Image Sensor	2-5
	TC102-1 128×1 CCD Linear Image Sensor	2-17
	TC103 2048×1 CCD Linear Image Sensor	2-29
	TC103-1 2048×1 CCD Linear Image Sensor	2-41
	TC104 3456×1 CCD Linear Image Sensor	2-53
	TC104-1 3456×1 CCD Linear Image Sensor	2-65
	TC106-1 2592×1 CCD Linear Image Sensor	2-77
	TL1591 Sample & Hold Driver Circuit for CCD Imagers	2-89
	TLD369 Dual CCD Image-Sensor Clock Driver	2-93
	보이 가게 되는 이번 경기를 되면 하시는 사람들이 되었다면 그 사람이 얼마나 되었다.	
Section	n3	
	Optocouplers (Isolators)	3-1
	3N261, 3N262, 3N263 Optocouplers	3-3
	4N22, 4N23, 4N24 Optocouplers	3-9
	4N22A, 4N23A, 4N24A Optocouplers	3-13
	JAN, JANTX, JANTXV Processing for 4N22-4N24 and 4N22A-4N24A	3-17
	4N25, 4N26, 4N27, 4N28 Optocouplers	3-19
	4N35, 4N36, 4N37 Optocouplers	3-21
	4N47, 4N48, 4N49 Optocouplers	
	JAN, JANTX, JANTXV Processing for 4N47-4N49	3-31
	6N135, 6N136, HCPL4502 Optocouplers/Optoisolators	
	6N137 Optocoupler/Optoisolator	3-41
	6N138, 6N139 Optocouplers/Optoisolators	3-49
	HCPL2502 Optocoupler/Optoisolator	3-59
	HCPL2530, HCPL2531 Optocouplers/Optoisolators	3-67
	HCPL2601 Optocoupler/Optoisolator	
	HCPL2630 Dual-Channel Optocoupler/Optoisolator	
	HCPL2631 Dual-Channel Optocoupler/Optoisolator	
	HCPL2730, HCPL2731 Dual-Channel Optocouplers/Optoisolators	
	MCT2, MCT2E Optocouplers	3-109
	MOC3009 thru MOC3012 Optocouplers/Optoisolators	3-113
	MOC3020 thru MOC3023 Optocouplers/Optoisolators	3-119
	OPI8012 thru OPI8015 Optocouplers/Optoisolators	3-125
	TIL102, TIL103 Optocouplers	3-133
	TIL111, TIL114, TIL116, TIL117 Optocouplers	3-137
	TIL113, TIL119A Optocouplers	3-143 3-147
	TIL118-1,-2,-3 Optocouplers	3-147
	TIL124, TIL125, TIL126 Optocouplers	3-151
	TILIZ4, TILIZ5, TILIZ6 Optocouplers	3-135

		Page
Section	3 (Continued)	
	TIL127, TIL128A Optocouplers	3-16:
	TIL156, TIL157A Optocouplers	3-17
	TIL181 Optocoupler	3-17!
	TIL186-1,-2,-3,-4, AC-Input Optocouplers	3-179
	TIL187-1,-2,-3,-4, AC Input Optocouplers/Optoisolators :	3-18!
	TIL188-1,-2,-3,-4, AC Input Optocouplers/Optoisolators	3-18!
	TIL189-1,-2,-3,-4, Optocouplers/Optoisolators	3-19
	TIL190-1,-2,-3,-4, Optocouplers/Optoisolators	3-19
	TIL191, A&B, TIL192, A&B, TIL193, A&B Optocouplers	3-19
	TIL3009 thru TIL3012 Optocouplers/Optoisolators	3-20
	TIL3020 thru TIL3023 Optocouplers/Optoisolators	3-21
	TC102 128 xX CCD Linear Image Sensor	0-21
Section	TC102-1128×1 CCD Linear Image Sensor 4	
	Intelligent LED Displays	4-1
	TIL302, TIL302A thru TIL304, TIL304A Numeric Displays	4-3
	TIL305 5×7 Alphanumeric Displays	4-9
	TIL306, TIL306A, TIL307, TIL307A Numeric Displays with Logic	4-11
	TIL308, TIL308A, TIL309, TIL309A Numeric Displays with Logic	4-17
	TIL311, TIL311A Hexadecimal Displays Logic	4-23
2-93	TLD369 Dual-CCD Image-Sansar Clock Uriver	
Section	Infrared Emitters and Phototransistors	5-1
	1N5722 thru 1N5725 N-P-N Planar Silicon Phototransistors	5-3
	TIL23, TIL24, TIL25 P-N Gallium Arsenide Infrared-Emitting Diodes	5-7
	TIL24HR2 High-Reliability Processing and Lot Acceptance	
	TIL131 thru TIL133 9-Element Arrays	5-13
	TIL134 thru TIL136 12-Element Arrays	5-19
	TIL601 thru TIL604, LS600, LS602, LS611 thru LS619 N-P-N Planar Silicon	
	Phototransistors	5-25
	TIL604HR2 High-Reliability Processing and Lot Acceptance	5-33
18-8	JAN. JANTX, JANTXV Processing for 4NA7-4N49.	
Section		
	Quality and Reliability	6-1
	Quality/Reliability Program	6-3
	HCPL2530 HCPL2531 Catosaualan/Oatalsoness	0-9
Section		
52.5	Applications	7-1
	Applications Summary	7-3
	Multiplexing Displays	7-5
	TIL311 Hexadecimal LED Display	7-11
	Counting Circuits Using TIL306 and TIL308 Displays	7-13
	Optocouplers in Circuits	7-19
	Interfacing Using Optocouplers	7-25
	CCD Output Signal Processing	7-33
	Linear CCD Operation at 10 MHz	7-49 7-59
	Operating Instruction Set for Linear CCD Image Sensor	7-59
	Digital System	7-65
	TC103-ISM and Interfacing Circuit	7-67

TYPE	PAGE	TYPE	PAGE
1N5722	5-3	JANTX4N47	3-31
1N5723	5-3	JANTX4N48	3-31
1N5724	5-3	JANTX4N49	3-31
1N5725		JANTXV4N22	3-17
3N261	3-3	JANTXV4N22A	3-17
3N262		JANTXV4N23	3-17
3N263	3-3	JANTXV4N23A	3-17
4N22		JANTXV4N24	
4N22A		JANTXV4N24A	
4N23		JANTXV4N47	
4N23A		JANTXV4N48	
4N24		JANTXV4N49	-
4N24A		LS600	
4N25		LS602	
4N26		LS611	
4N27		LS612	
4N28		LS613	
4N35		LS614	
4N36		LS615	
4N37		LS616	
4N47		LS617	
4N48		LS618	
4N49		LS619	
6N135		MCT2	
6N136		MCT2E	
6N137		MOC3009	
6N138		MOC3010	
6N139		MOC3011	
HCPL2502		MOC3012	
HCPL2530		MOC3020	
HCPL2531		MOC3021	
HCPL2601		MOC3022	
HCPL2630		MOC3023	
HCPL2631		OPI8012	1
HCPL2730		OPI8013	
HCPL2731		OPI8014	
HCPL4502		OPI8015	
JAN4N22		PC401	
JAN4N22A		PC402	
JAN4N23		TC102	
JAN4N23A		TC102-1	
JAN4N24		TC103	
JAN4N24A		TC103-1	
JAN4N47		TC104	
JAN4N48		TC104-1	
JAN4N49		TC106-1	
JANTX4N22		TCK102	
JANTX4N22A		TCK103	
JANTX4N23		TCK104	
JANTX4N23A		TCK106-1	
JANTX4N24			3-133
JANTX4N24A	3-17	TIL103	3-133



ALPHANUMERIC INDEX

	ТУРЕ	PAGE	ТҮРЕ	PAGE
	TIL111	3-137	TIL192A	3-197
	TIL113	3-143	TIL192B	3-197
	TIL114	3-137	TIL193	3-197
	TIL116	3-137	TIL193A	3-197
-	TIL117	3-137	TIL193B	3-197
1	TIL118	3-147	TIL194	3-203
	TIL119A		TIL194A	3-203
	TIL120	3-151	TIL194B	3-203
0	TIL121 ANSWAYA	3-151	TIL195	3-203
General	TIL124	3-155	TIL195A	3-203
3	TIL125	3-155	TIL195B	3-203
0	TIL12601V34/3		TIL196	3-203
2	TIL127		TIL196A	3-203
	TIL128A	3-161	TIL196B	3-203
3	TIL131		TIL23	5-7
fo	TIL132		TIL24	5-7
3	TIL133		TIL24HR2	5-11
Information	TIL134		TIL25	
at	TIL135		TIL302	4-3
0	TIL136		TIL302A	4-3
3	TIL153		TIL303	
	TIL154		TIL303A	4-3
	TIL155		TIL304	4-3
	TIL156	3-171	TIL304A	4-3
	TIL157A	3-171	TIL305	4-9
	TIL181	3-175	TIL306	4-11
	TIL186-1	3-179	TIL306A	4-11
	TIL186-2		TIL307	4-11
	TIL186-3	3-179	TIL307A	4-11
	TIL186-4	3-179	TIL308	4-17
	TIL187-1	3-185	TIL308A	4-17
	TIL187-2	3-185	TIL309	4-17
	TIL187-3	3-185	TIL309A	4-17
	TIL187-4	3-185	TIL311	4-23
	TIL188-1	3-185	TIL311A	4-23
	TIL188-2	3-185	TIL601	5-25
	TIL188-3	3-185	TIL602	5-25
	TIL188-4	3-185	TIL603	5-25
	TIL189-1	3-191	TIL604	5-25
	TIL189-2	3-191	TIL604HR2	5-33
	TIL189-3	3-191	TIL3009	3-207
	TIL189-4	3-191	TIL3010	3-207
	TIL190-1	3-191	TIL3011	3-207
	TIL190-2	3-191	TIL3012	3-207
	TIL190-3	3-191	TIL3020	3-213
	TIL190-4	3-191	TIL3021	3-213
	TIL191	3-197	TIL3022	3-213
	TIL191A	3-197	TIL3023	3-213
	TIL191B	3-197	TL1591	2-89
	TIL192	3-197	TLD369	2-93



linear arrays

ТҮРЕ	PE PIXELS PIXEL S		PIXELS PIXEL SIZE SENSITIVITY		SENSITIVITY	PACKAGE	PAGE NO.
TC102 [†]	128 × 1	12.7 μm × 12.7 μm	3.5 V/μJ/cm ²	10-pin CDIP (0.300 in)	2-5		
TC102-1‡	128 × 1	12.7 μm × 12.7 μm	3.5 V/μJ/cm ²	10-pin CDIP (0.300 in)	2-17		
TC103 [†]	2048 × 1	$12.7 \ \mu m \times 12.7 \ \mu m$	3.5 V/μJ/cm ²	24-pin CDIP (0.600 in)	2-29		
TC103-1‡	2048 × 1	$12.7 \ \mu m \times 12.7 \ \mu m$	3.5 V/μJ/cm ²	24-pin CDIP (0.600 in)	2-41		
TC104 [†]	3456 × 1	$10.7 \ \mu m \times 10.7 \ \mu m$	2.0 V/µJ/cm ²	24-pin CDIP (0.600 in)	2-53		
TC104-1‡	3456 × 1	10.7 μm × 10.7 μm	2.0 V/μJ/cm ²	24-pin CDIP (0.600 in)	2-65		
TC106-1‡	2592 × 1	10.7 μm × 10.7 μm	2.0 V/µJ/cm ²	24-pin CDIP (0.600 in)	2-77		

[†] Minimum and typical values of Write Reference (WR) and End of Scan (EOS) are specified.

evaluation boards

PART NO.	DEVICE EVALUATED	REMARKS	PAGE NO.
PC401	TC103, TC103-1, TC104,	Device socket fits TC103, TC103-1, TC104, TC104-1, and	Elim
PC401	TC104-1 and TC106-1	TC106-1 (See TCK Evaluation Kits below)	7-59
PC402	TC102 and TC102-1	Device socket fits TC102 and TC102-1 (See TCK102 below)	200

evaluation kits

PART NO.	CONTENTS	REMARKS	PAGE NO.
TCK102	TC102 plus PC402	See Application section "Operating Instructions for Linear CCD Image Sensors"	
TCK103	TC103 plus PC401	See Application section "Operating Instructions for Linear CCD Image Sensors"	7-59
TCK104	TC104 plus PC401	See Application section "Operating Instructions for Linear CCD Image Sensors"	7-59
TCK106-1	TC106-1 plus PC401	See Application section "Operating Instructions for Linear CCD Image Sensors"	

recommended support functions for linear image sensors

TYPE	DESCRIPTION	SUPPLY VOLTAGE, VCC		ANALOG INPUT VOLTAGE, ANLG IN		FEATURES 1	PAGE NO.
	noit	MIN(V)	MAX(V)	MIN(V)	MAX(V)		NO.
TL1591	Sample and hold	4.75	5.5		0.8	Bandwidth 25 MHz Typ — Sample Rate 15 MHz Max	2-89
TLD369	Dual clock driver	4.75	22		-	Can switch negative voltage with respect to VDD	2-93



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Avoid shorting either OS or EOS to VSS during operation to prevent damage to the amplifiers.



[‡] Typical values of WR and EOS are specified.

100
a
0
\equiv
Genera
9
_
Inf
~
3
a
ormatio
0

TYPE	SERVICE TO PROPERTY.	/OLTAGE (kV)	MINIMUM CTR	FEATURES THE PROPERTY OF THE P	PAGE
	PEAK	RMS	(%)	ma 7.22 × 1 1 12.7 mo × 12.7 m	NO.
3N261	1.0	100	50	128 x 1 1 12.7 are x 12.7 are	r-sorar
3N262	1.0	Line -	100 (500 max)	JEDEC, Metal Can	3-3
3N263	1.0	Lac - d	200 (1000 max)	2048 x 1 12.7 an x 12.7 an	1-60137
4N22 [†]	1.0	- DA -	25	2458 x 1 10.7 an x 10.7 an	PAOFOT
4N23 [†]	1.0	Lac -	60	JEDEC, Metal Can	3-9
4N24 [†]	1.0	Lac -	100	2592 x 1 10.7 un x 10.7 un	T-ento7
4N22A [†]	1.0	- 1	25		
4N23A [†]	1.0	150010	60	JEDEC, Isolated Metal Can	3-13
4N24A [†]	1.0	_	100	Dantsale ste BUS bits AW to e-	DIEST VEIG
4N25 [‡]	2.5	_	20		no to sold
4N26	1.5	-	20	postos	HOUSER
4N27	1.5	-	10	JEDEC, Plastic DIP, UL File E-65085	3-19
4N28	0.5	EMBARKS	10	DEVICE SVALUAYED	PART AND
4N35 [‡]	3.54	2.5	100	TE103, TC103-1, TE104, 0s	ronda.
4N36	2.5	1.75	100	JEDEC, Plastic DIP, UL File E-65085	3-21
4N37	1.5	1.05	100	TC102 and TC102-1 On	50h39
4N47 §	1.0	-	50		
4N48§	1.0	-	100 (500 max)	JEDEC, Metal Can	3-25
4N49§	1.0		200 (1000 max)		
MCT2	1.5	- 1	20	District DID III 511- F 05005	3-109
MCT2E	3.54	2.5	20	Plastic DIP, UL File E-65085	3-108
TIL102	1.0	ne for Linear	25	Metal Can	3-133
TIL103	1.0		100	ivietai Can	3-13
TIL111	1.5	Dusyllines and	13	TOTOS I mus PC401 See Application spen	3-137
TIL113	1.5	-	300		3-143
TIL114	2.5	-	13	and support functions for ilnear iron	3-137
TIL116	2.5	-	20	Plastic DIP, UL File E-65085	3-137
TIL117	2.5	-	50	EDONALIZ V.H908	3-137
TIL118	1.5	PEATOR	10	MECHERION - VOLTAGE, VOE VOLTAGE, A	3-147
TIL119A	1.5		300	TIL119A has no base connection.	3-143
TIL120	1.0	ALMS THE PARTY	25	Metal Can	3-15
TIL121	1.0	w doublest devices	50	White days a state of the state of	5.75
TIL124	5.0	-	10	High Voltage, Plastic DIP,	MENT
TIL125	5.0	-	20	UL File E-65085	3-155
TIL126	5.0	-	50		
TIL127	5.0	-	300	High-Voltage Darlington, Plastic DIP	
TIL128A	5.0	-	300	UL File E-65085	3-161
				TIL128A has no base connection.	100 8 70 15

 $^{^{\}dagger}$ JAN, JANTX, JANTXV levels to MIL-S-19500/486A USAF are also available.

[‡]Available in PEP3 processing also.

[§]JAN, JANTX, JANTXV levels to MIL-S-19500/548 are also available.

optocouplers, 6-pin plastic DIP and metal can (continued)

TYPE	ISOLATION VOLTAGE (kV) f = 60 Hz		MINIMUM CTR	FEATURES	PAGE
	PEAK	RMS	(%)	T P DF OF AN OFO = AT Am Br - M	NO.
TIL153	PENNE BENNE	[[[] 1.]B =	10	(4m 1.1 = 0) (4.0) (61	-Juana
TIL154	3.54	2.5	20	High Voltage, Plastic DIP,	3-165
TIL155	VI B	(04 8.1 4	50	UL File E-65085	
TIL156	N VA E	(0.8 1.8 4)	300	High-voltage, Darlington, Plastic DIP,	675.40
TIL157A	3.54	2.5	300	UL File E-65085	3-171
	WW	(0) B.1 =	MI AL B.D. VE	TIL157A has no base connection.	
TIL181	3.54	2.5	50	Plastic DIP, UL File E-65085	3-175
TIL186-1	drug dasem	3º 65 30 6	10	ses, 8-pin margo talk, high-sprop to	(Luoso)
TIL186-2			20	AC Input Darlington, Plastic DIP,	
TIL186-3	3.54	2.5	50 (I _F = 10 mA)	III File F-65085	3-179
TIL186-4	MITALINE	Su 31 - 15	300	Am 3 = 3	
TIL187-1	IN TRATEGO		250	Am DE water Am EE, wager	
TIL187-2		JH9f	M FG	AC Input Darlington, Plastic DIP,	
TIL187-3	3.54	2.5	1000 (I _F = 2 mA)	UL File E-65085	3-185
TIL187-4	PARE -	16.81	1500	OL File E-03083	
TIL187-4	1- UA 6		250	Vacional Mag	icile las
TIL188-2	h Var E	an 85		Same as TIL189 except TIL190 has no base	
TIL188-3	3.54	2.5	1000 (I _F = 2 mA)	lead connection for high-EMI environment.	3-185
	eriro realma	= 25°C	2. 1. 2	UL File E-65085.	
TIL188-4	-		1500		-
TIL189-1		CAME CHACT	250	High-Voltage, Plastic DIP.	
TIL189-2	3.54	2.5	1000 (I _F = 2 mA)		3-19
TIL189-3	and the land			UL File E-65085	
TIL189-4		2059	1500	18.01.0 4.0 4.4	
TIL190-1	VA E	Seel-no. 1	250	Same as TIL189 except TIL190 has no base	
TIL190-2	3.54	2.5	500 1000 (I _F = 2 mA)	lead connection for high-EMI environment.	3-191
TIL190-3	CAS I	100 000		UL File E-65085.	
TIL190-4		1 1 2 1 2 1 1	1500		
TIL191	Var C	34 92	20	Single Channel 4-pin DIP	
TIL191A	3.54	2.5	50 (I _F = 5 mA)	UL File 65085	3-197
TIL191B	Acres 112	36 95	100	TOTAL A SEAL OF THE STATE OF TH	Lecte
TIL192	1.1	7.7 N. I.	20	Dual Channel 8-pin DIP	
TIL192A	3.54	2.5	50 (I _F = 5 mA)		3-197
TIL192B	Brito easin	J. 67 1- 8	100	UL File 65085	imnom
TIL193	on August 1	strive	20	Quad Channel 16-pin DIP	
TIL193A	3.54	2.5	50 (I _F = 5 mA)	UL File 65085	3-197
TIL193B	WEST TO	200 01	100	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	mar had
TIL194	b votat	MAN ST	20	AC Input, Single Channel	
TIL194A	3.54	2.5	50 (I _F = 5 mA)	4-pin DIP	
TIL194B	Water 19	- N. C.	100	UL File E-65085	
TIL195	NO D.Y	BUY OOF	20	AC Input, Single Channel	
TIL195A	3.54	2.5	50 (I _F = 5 mA)	8-pin DIP	
TIL195B	in little to the second	Lucial most	100	UL File E-65085	
TIL196	Wilder II	WAY par	20	AC Input, Single Channel	in all mines
TIL196A	3.54	2.5	50 (I _F = 5 mA)	16-pin DIP	3-203
TIL196B	The state of the s		100	UL File E-65085	

optocouplers, 8-pin plastic DIP, high-speed

(TA = 25 °C unless otherwise noted)

TYPE $V_0 = 0$	CTR (MIN) V _O = 0.4 V,	V _{OL} (MAX)	V _F (MAX)	SWITCHING TIMES (MAX) IF = 16 mA	ISOLATION VOLTAGE (MIN)	PAGE NO.
	IF = 16 mA	TA = 0°C to 70°C	IF = 16 mA	tpLH OR tpHL	VOLTAGE (MIN)	NO.
6N135 [†]	7%	$0.4 \text{ V (I}_{O} = 1.1 \text{ mA)}$	1.7 V	1.5 μ s (R _L = 4.1 kΩ)	3 kV dc	3-33
6N136 [†]	19%	$0.4 \text{ V (I}_{O} = 2.4 \text{ mA)}$	1.7 V	0.8 μ s (R _L = 1.9 kΩ)	3 kV dc	3-33
HCPL2502	15%	$0.4 \text{ V (I}_{O} = 2.4 \text{ mA)}$	1.7 V	$0.8 \ \mu s \ (R_L = 1.9 \ k\Omega)$	3 kV dc	3-59
HCPL2530	7%	$0.4 \text{ V (I}_{O} = 2.4 \text{ mA)}$	1.7 V	1.5 μ s (R _L = 4.1 kΩ)	3 kV dc	3-67
HCPL2531	19%	$0.4 \text{ V (I}_{O} = 2.4 \text{ mA)}$	1.7 V	0.8 μ s (R _L = 1.9 kΩ)	3 kV dc	3-67
HCPL4502	19%	$0.4 \text{ V (I}_{O} = 2.4 \text{ mA)}$	1.7 V	0.8 μ s (R _L = 1.9 kΩ)	3 kV dc	3-33

optocouplers, 8-pin plastic DIP, high-speed logic gate

(TA = 25 °C unless otherwise noted)

TYPE	V _{OL} (MAX) I _F = 5 mA, I _{OL} = 13 mA	V _F (MAX) I _F = 10 mA		TIMES (MAX) 350 Ω, C _L = 15 pF	ISOLATION VOLTAGE (MIN)	PAGE NO.
	TA = 0°C to 70°C		tPLH	tPHL		11.40
6N137 [†]	0.6 V	1.75 V	75 ns	75 ns	3 kV dc	3-41
HCPL2601	0.6 V	1.75 V	75 ns	75 ns	3 kV dc	3-75
HCPL2630 [‡]	0.6 V	1.75 V	75 ns	75 ns	3 kV dc	3-83
HCPL2631 [‡]	0.6 V	1.75 V	75 ns	75 ns	3 kV dc	3-91

optocouplers, 8-pin plastic DIP, high-speed, high-gain

(TA = 25 °C unless otherwise noted)

TYPE	CTR (MIN) $V_0 = 0.4 \text{ V}$ $I_F = 1.6 \text{ mA},$	V_{OL} (MAX) $I_F = 1.6 \text{ mA}$ $T_{\Delta} = 0 \text{ °C to } 70 \text{ °C}$	V _F (MAX) I _F = 1.6 mA		TIMES (MAX) 1.6 mA	ISOLATION VOLTAGE (MIN)	PAGE NO.
	$T_A = 0$ °C to 70°C	1A = 0.0 to 10.0		tPLH	tPHL	A 681	JET
6N138 [†]	300%	0.4 V (I _O = 4.8 mA)	1.7 V	$35 \mu s$, $R_L = 2.2 k\Omega$	10 μ s, R _L = 2.2 kΩ	3 kV dc	3-49
6N139 [†]	500%	$0.4 \text{ V (I}_{\text{O}} = 6.4 \text{ mA)}$	1.7 V	$60 \mu s$, $R_L = 4.7 kΩ$	$25 \mu s$, $R_L = 4.7 k\Omega$	3 kV dc	3-49
HCPL2730	300%	0.4 V (I _O = 4.8 mA)	1.7 V	$35 \mu s$, $R_L = 2.2 k\Omega$	20 μ s, R _L = 2.2 k Ω	3 kV dc	3-99
HCPL2731	500%	$0.4 \text{ V (I}_{\text{O}} = 6.4 \text{ mA)}$	1.7 V	$35 \mu s$, $R_L = 2.2 k\Omega$	$20 \mu s$, $R_L = 2.2 k\Omega$	3 kV dc	3-99

optocouplers, 6-pin plastic DIP TRIAC driver

(TA = 25 °C unless otherwise noted)

TYPE	I _{FT} (MAX) V _{TM} = 3 V	V _F (MAX) I _F = 10 mA	V _{TM} (MAX) I _{TM} = 100 mA	IDRM (MAX) RATED VDRM	dv/dt (TYP)	ISOLATION VOLTAGE (MIN)	PAGE NO.
MOC3009	30 mA	1.5 V	3 V	100 nA	12 V/μs	7.5 kV dc	
MOC3010	15 mA	1.5 V	3 V	100 nA	12 V/μs	7.5 kV dc	0.440
MOC3011	10 mA	1.5 V	3 V	100 nA	12 V/μs	7.5 kV dc	3-113
MOC3012	5 mA	1.5 V	3 V	100 nA	12 V/μs	7.5 kV dc	1 33
MOC3020	30 mA	1.5 V	3 V	100 nA	100 V/μs	7.5 kV dc	- 41
MOC3021	15 mA	1.5 V	3 V	100 nA	100 V/μs	7.5 kV dc	0.110
MOC3022	10 mA	1.5 V	3 V	100 nA	100 V/μs	7.5 kV dc	3-119
MOC3023	5 mA	1.5 V	3 V	100 nA	100 V/μs	7.5 kV dc	HF.

[†]JEDEC registered



[‡]Dual channel

optocouplers, 6-pin plastic DIP TRIAC driver

(TA = 25 °C unless otherwise noted)

TYPE	I _{FT} (MAX) V _{TM} = 3 V	V _F (MAX) I _F = 10 mA	V _{TM} (MAX) I _{TM} = 100 mA	I _{DRM} (MAX) RATED V _{DRM}	dv/dt (TYP)	ISOLATION VOLTAGE (MIN)	PAGE NO.
TIL3009	30 mA	1.5 V	3 V	100 nA	12 V/μs	3.5 kV dc	
TIL3010	15 mA	1.5 V	3 V	100 nA	12 V/μs	3.5 kV dc	2 207
TIL3011	10 mA	1.5 V	3 V	100 nA	12 V/μs	3.5 kV dc	3-207
TIL3012	5 mA	1.5 V	3 V	100 nA	12 V/μs	3.5 kV dc	88 111
TIL3020	30 mA	1.5 V	3 V	100 nA	100 V/μs	3.5 kV dc	FR.24F
TIL3021	15 mA	1.5 V	3 V	100 nA	100 V/μs	3.5 kV dc	3-213
TIL3022	10 mA	1.5 V	3 V	100 nA	100 V/μs	3.5 kV dc	3-213
TIL3023	5 mA	1.5 V	3 V	100 nA	100 V/μs	3.5 kV dc	

optocouplers, 6-pin plastic DIP, Schmitt trigger

(TA = 25 °C unless otherwise noted)

TYPE LOGIC FUNCTION	LOGIC	IC OUTPUT	1 (84AV)	HYSTERESIS	SWITCHIN	IG TIMES (MAX)	ISOLATION	PAGE NO.
	FUNCTION	CONFIGURATION	IFT + (MAX)	RATIO (TYP)	tr OR tf	tpLH OR tpHL	VOLTAGE (MIN)	
OPI8012	Buffer	Totem pole	10 mA	1.4	70 ns	5 μs	3.54 kV dc	1970
OPI8013	Buffer	Open collector	10 mA	1.4	70 ns	5 μs	3.54 kV dc	3-125
OPI8014	Inverter	Totem pole	10 mA	1.4	70 ns	5 μs	3.54 kV dc	3-125
OPI8015	Inverter	Open collector	10 mA	1.4	70 ns	5 μs	3.54 kV dc	180

hybrid displays

TYPE	TYPE OF CHARACTER(S)	CHARACTER HEIGHT mm (inches)	OF DISPLAY	PACKAGE	REMARKS	PAGE NO.
TIL302 TIL302A TIL303 TIL303A	7-segment	6,9 (0.270)	Red	14-lead dual- in-line plastic	Left decimal Left decimal Right decimal Right decimal	4-3
TIL304 TIL304A	Polarity and overflow unit	6,9 (0.270)	Red	14-lead dual- in-line plastic	Right decimal	4-3
TIL305	5 × 7 alphanumeric	7,6 (0.300)	Red	14-lead dual- in-line plastic	Left decimal	4-9
TIL306 TIL306A TIL307 TIL307A		0.040.070		16-lead dual-	Left decimal Left decimal Right decimal Right decimal	4-11
TIL308 TIL308A TIL309 TIL309A	7-segment	6,9 (0.270)	Red	in-line plastic	Left decimal Left decimal Right decimal Right decimal	4-17
TIL311 TIL311A	Hexadecimal	7,6 (0.300)	Red	14-lead dual- in-line plastic	Logic includes latch, decoder, and driver. TL311 and TL311A — left and right decimals	4-23

infrared-emitting diodes

POWER OF		WER OUTPUT		V- (888 V)	λp (TYP)	Lev (MAXO - V - (MAXO - va)	PAGE
TYPE	PO (MIN) (mW)	l _F (mA)	ФНІ	V _F (MAX) I _F = 50 mA	(nm)	FEATURES	NO.
TIL23	0.4	50	35°	1.5 V	940	But I S VEL And Ship share	CDEUIT
TIL24	1.0	50	35°	1.5 V	940	Pill package for mounting on double-sided printed circuit boards. Compatible with	5-7
TIL25	0.75	50	35°	1.5 V	940		TOBUT
TIL24HR2	1.0	50	35°	1.5 V	940	TIL601 Series.	

phototransistors

TIL604HR2

7 mA

TYPE		URRENT = 5 V	DARK CURRENT (MAX)	POWER DISSIPATION	FEATURES	PAGE NO.
	MIN	MAX	V _{CE} = 30 V	DISSIPATION	Ain oragin the same of	NO.
IN5722	0.5 mA	3 mA	25 nA	50 mW	Logic privile	
IN5723	2 mA	5 mA	25 nA	50 mW	EIA-registered versions	5-3
IN5724	4 mA	8 mA	25 nA	50 mW	of TIL601 thru TIL604	5-3
IN5725	7 mA	21. B	25 nA	50 mW	Butter Deen collector	ELOGIS
LS600	0.8 mA	in 8 -	25 nA	50 mW	Inverter Totaln pote	41085
LS602	0.5 mA	in a	25 nA	50 mW	rotsettos resp0 rement	a roam
LS611	0.5 mA	2 mA	25 nA	50 mW		
LS612	1 mA	3 mA	25 nA	50 mW	avalga	b bhd
LS613	2 mA	4 mA	25 nA	50 mW		
LS614	3 mA	5 mA	25 nA	50 mW	Pill package designed for	5-25
LS615	4 mA	6 mA	25 nA	50 mW	mounting on double-sided	SALI
LS616	5 mA	7 mA	25 nA	50 mW	printed board. Compatible	
LS617	6 mA	8 mA	25 nA	50 mW	with TIL23 series.	2087
LS618	7 mA	9 mA	25 nA	50 mW	7-segment 6.9 10.278	A SUE I
LS619	8 mA	- incl	25 nA	50 mW		EDET
TIL601	0.5 mA	3 mA	25 nA	50 mW		ABURD
TIL602	2 mA	5 mA	25 nA	50 mW	into or e.a. here yourself	E 25
TIL603	4 mA	8 mA	25 nA	50 mW	time weak-tree	5-25
TIL604	7 mA	le le	25 nA	50 mW	7 × 8	800.0

50 mW

5-33

25 nA

General Information

sensor-emitter arrays

ТҮРЕ	FUNCTION	POWER OUTPUT MIN IF = 50 mA	V _F MAX I _F = 50 mA	IL MIN VCE = 5 V	I _C I _F = 50 mA V _{CE} = 5 V	VCE(sat) TYP IC = 2 mA IF = 50 mA	FEATURES	PAGE NO.
TIL131	Nine-element gallium arsenide IRED array	0.4 mW	1.5 V				Nine TIL23s mounted on pc board for paper tape readers	5-13
TIL132	Nine-element phototransistor array			2 mA			Nine LS600s mounted on pc board for paper tape readers	5-13
TIL133	Nine-channel IRED-photo- transistor pair				2.5 mA to 10 mA	0.4 V	Consists of a TIL131 and TIL132 with specified channel performance	5-13
TIL134	Twelve-element gallium arsenide IRED array	0.4 mW	1.5 V				Twelve TIL23s mounted on 6,4-mm (0.250-in) centers. For reading punched cards	5-19
TIL135	Twelve-element phototransistor array			2 mA			Twelve L600s mounted on 6,4-mm (0.250-in) centers in double-sided pc board	5-19
TIL136	Twelve-channel IRED-photo- transistor pair				2.5 mA to 10 mA	0.4 V	Consists of a TIL134 and TIL135 with specified channel performance	5-19

General Information

STHAINDENIS

Texas Instruments makes no warranty as to the information furnished and buyer assumes all risk in the use thereof. No liability is assumed for damages from the use of the information contained herein.

		TI SEE	
DEVICE	MANUFACTURER/SOURCE	DEVICE	CODE
3N243	JEDEC Registered (Industry common)	TIL120	В
3N244	JEDEC Registered (Industry common)	TIL120	В
3N245	JEDEC Registered (Industry common)	TIL120	В
4N22	JEDEC Registered (Industry common)	4N22	A
4N22A	JEDEC Registered (Industry common)	4N22	A
4N23	JEDEC Registered (Industry common)	4N23	A
4N23A	JEDEC Registered (Industry common)	4N23	A
4N24	JEDEC Registered (Industry common)	4N24	A
4N24A	JEDEC Registered (Industry common)	4N24	A
4N25	JEDEC Registered (Industry common)	4N25	A
4N25A	JEDEC Registered (Industry common)	TIL154	A
4N26	JEDEC Registered (Industry common)	4N26	A
4N27	JEDEC Registered (Industry common)	4N27	A
4N28	JEDEC Registered (Industry common)	4N28	A
4N29A	JEDEC Registered (Industry common)	TIL156	A
4N30	JEDEC Registered (Industry common)	TIL113	A
4N31	JEDEC Registered (Industry common)	TIL119	A
4N33	JEDEC Registered (Industry common)	TIL113	A
4N34	JEDEC Registered (Industry common)	TIL113	A
4N35	JEDEC Registered (Industry common)	4N35	A
4N36	JEDEC Registered (Industry common)	4N36	A
4N37	JEDEC Registered (Industry common)	4N37	A
4N47	JEDEC Registered (Industry common)	4N47	A
4N48	JEDEC Registered (Industry common)	4N48	A
4N49	JEDEC Registered (Industry common)	4N49	A
6N135	Hewlett Packard	6N135	A
6N136	Hewlett Packard	6N136	A
6N137	Hewlett Packard	6N137	A
6N138	Hewlett Packard	6N138	A
6N139	Hewlett Packard	6N139	A
6N140A	Hewlett Packard	6N140A	A
5082-7100	Hewlett Packard	TIL305	В
5082-7101	Hewlett Packard	11L305	В
5082-7300	Hewlett Packard	TIL309	В
5082-7300	Hewlett Packard	TIL307	В
5082-7302	Hewlett Packard	TIL308	В
5082-7302	Hewlett Packard	TIL306	В
5082-7340	Hewlett Packard	TIL311	В
BPX621	Siemens	TIL602	В
BPX6211	Siemens	TIL602	В
BPX62111	Siemens	TIL603	В
CL12	Clairex	TIL118	В

A = TI Direct Replacement

B = Nearest Replacement



General Information

DEVICE	MANUFACTURER/SOURCE	DEVICE	СО
CL13	Clairex	4N37	E
CL15	Clairex	TIL116	E
CL16	Clairex Clairex	TIL117	E
CL17	Clairex		1. OE
CL18	Clairex	TIL116	E
CL19	Clairex	TIL116	E
CI 112	Clairex	TIL157	E
CL1506	Clairex	TII 119	E
CLIEIO	Clairex	4N27	E
CL1E11	Clairex	4N27	E
CI 10E06A	Clairex	TII 116	
CLT2160	Clairex	TII 602	
CLT3170	Clairex	TII 604	
CNIVAE	Quality Technologies Corp.	TII 126	,
CNY26	Quality Technologies Corp.	4N35	,
CNV17 1	General Electric	TIL126	í
CNIV17 2	General Electric	TII 126	
0.11/4.7.0			
CNY17-3	General Electric	TIL127	
CNY17-4	General Electric	TIL128	
CNY18-2	Siemens	TIL120	
CNY18-3	Siemens	TIL121	
CNY35	General Electric	TIL186-1	
CNY47	General Electric	TIL116	
CNY47A	General Electric	TIL117	
CQY80	General Electric	4N35	
DL1A	Siemens	TIL302	
DL10	Siemens	TIL302	
DL10A	Siemens	TIL302	
DL57	Siemens	TIL305	
DL101	Siemens	TIL304	
DL101A	Siemens	TIL304	
GE3009	General Electric	TIL3009	
GE3010	General Electric	TIL3010	
GE3011	General Electric	TIL3011	
GE3012	General Electric	TIL3012	
GE3020	General Electric	TIL3020	
GE3021	General Electric	TIL3021	
GE3022	General Electric	TIL3022	
GE3023	General Electric	TIL3023	
GEPS2001	General Electric	TIL117	
H11A1	General Electric	TIL117	
H11A1	Motorola	TIL117	
H11A2	General Electric	TIL112	
H11A2	Motorola	4N26	
H11A3	General Electric	TIL114	
H11A2	General Electric	TIL114	
H11A3	General Electric	TIL115	
111111	General Electric	TIL116	
H11A3	General Electric	TIL116	

A = TI Direct Replacement B = Nearest Replacement



DEVICE	MANUFACTURER/SOURCE	TI DEVICE	CODE
H11A3	Motorola	4N25	A
H11A4	General Electric	TIL111	A
H11A4	Motorola	4N27	A
H11A5	General Electric	TIL118	В
H11A5	General Electric	TIL116	A
H11A5	Motorola	TIL117	A
H11A10		HEITZ	
H11A520	General Electric	41127	A
H11A520	General Electric	116120	A
	General Electric	TIL124/TIL154	В
H11A550	General Electric	112120	A
H11A590	General Electric	112120	A
H11A590	General Electric	TIL126/TIL155	В
H11A5100	General Electric	4N35	Α
H11AA1	General Electric	TIL186-2	Α
H11AA1	Motorola	TIL186-1	Α
H11AA2	General Electric	TIL186-1	Α
H11AA2	Motorola	TIL186-2	Α
H11AA3	General Electric	TIL186-3	A
H11AA3	Motorola	TIL186-3	A
H11AA4	General Electric	TIL186-4	Α
H11AA4	Motorola	TIL186-4	Α
H11B1	General Electric	TIL189-2	Α
H11B1	General Electric	TIL113	В
H11B1	General Electric	TIL187	В
H11B1	General Electric	TIL188	В
H11B2	General Electric	TIL119	В
H11B2	General Electric	TIL113	Α
H11B3	General Electric	TIL119	Α
H11B255	General Electric	TIL189-1	Α
H11BX522	General Electric	TIL189-3	Α
H11G2	General Electric	TIL156	В
H11J1	General Electric	TIL3011	Α
H11J2	General Electric	TIL3010	A
H11J3	General Electric	TIL3011	Α
H11J4	General Electric	TIL3010	Α
H11J5	General Electric	TIL3010	Α
H11L1	General Electric	OPI8015	Α
H11L2	General Electric	OPI8015	Α
HCPL2502	Hewlett Packard	HCPL2502	Α
HCPL2530	Hewlett Packard	HCPL2530	A
HCPL2531	Hewlett Packard	HCPL2531	A
HCPL2601	Hewlett Packard	HCPL2601	Α
HCPL2630	Hewlett Packard	HCPL2630	Α
HCPL2631	Hewlett Packard	HCPL2631	Α
HCPL2730	Hewlett Packard	HCPL2730	А
HCPL2731	Hewlett Packard	HCPL2731	A
HCPL4502	Hewlett Packard	HCPL4502	А
IL-1	Siemens	TIL125	A
IL-5	Siemens	TIL117	A
A Denlesses			

A = TI Direct Replacement B = Nearest Replacement



DEVICE	MANUFACTURER/SOURCE	DEVICE	CO
L-12	Siemens	TIL111 EATTH	Е
L-15	Siemens	TIL112	A
L-16	Siemens	TIL118	В
L-30	Siemens	TIL113 PARTH	В
L-74	Siemens	TIL111	A
L-94	Siemens	TIL153	E
L-101	Siemens	HCPL2601	-
	Siemens	TIL127	E
	Siemens	TIL186-3	4
	Siemens	TIL186-2	1
	Siemens	TIL186-4	1
	Siemens		1
. 505	A LEAST THE REAL PROPERTY OF THE PARTY OF TH	TIL126	
L-505	Siemens	4N35	-
L-512	Siemens	TIL125	-
LA-30	Siemens	TIL113 PAATTH	-
LA-55	Siemens	TIL189-1	1
LCA2-30	Siemens	TIL113	,
LCA2-55	Siemens	TIL189-1	- 1
JAN4N22	Micropac	JAN4N22	-
JAN4N22A	Micropac	JAN4N22A	,
JAN4N22A	Optek/Optron	JAN4N22A	1
JAN4N23	Micropac	JAN4N23	
JAN4N23A	Micropac	JAN4N23A	1
JAN4N23A	Optek/Optron	JAN4N23A	1
JAN4N24	Micropac	JAN4N24	,
JAN4N24A	Micropac	JAN4N24A	- 1
JAN4N24A	Optek/Optron	JAN4N24A	-
JAN4N47	Micropac	JAN4N47	1
JAN4N48	Micropac	JAN4N48	,
JAN4N49	Micropac	JAN4N49	1
JANTX4N22	Micropac	JANTX4N22	1
JANTX4N22A	Micropac	JANTX4N22A	
JANTX4N22A	Optek/Optron	JANTX4N22A	1
JANTX4N23	Micropac	JANTX4N23	1
JANTX4N23A	Micropac	JANTX4N23A	-
JANTX4N23A	Optek/Optron	JANTX4N23A	
JANTX4N24	Micropac	JANTX4N24	1
JANTX4N24A	Micropac	JANTX4N24A	
JANTX4N24A	Optek/Optron	JANTX4N24A	1
JANTX4N47	Micropac	JANTX4N47	. ,
JANTX4N48	Micropac	JANTX4N48	-
JANTX4N49	Micropac	JANTX4N49	
JANTXV4N22	Micropac	JANTXV4N22	-
JANTXV4N22A	Micropac	JANTXV4N22A	1
JANTXV4N22A	Optek/Optron	JANTXV4N22A	,
JANTXV4N23	Micropac	JANTXV4N23	1
JANTXV4N23A	Micropac	JANTXV4N23A	1
JANTXV4N23A	Optek/Optron	JANTXV4N23A	1
MOZVIPVALVION	Opter/Option	JAIVIAVAIVZJA	-

B = Nearest Replacement



		TI	
DEVICE	MANUFACTURER/SOURCE	DEVICE	CODE
JANTXV4N24A	Micropac	JANTXV4N24A	Α
JANTXV4N24A	Optek/Optron	JANTXV4N24A	Α
JANTXV4N47	Micropac	JANTXV4N47	A
JANTXV4N48	Micropac	JANTXV4N48	Α
JANTXV4N49	Micropac	JANTXV4N49	Α
L15AX601	General Electric	TIL601	Α
L15AX604	General Electric	TIL604	А
MAN1A	Quality Technologies Corp.	TIL302	A
MAN2A	Quality Technologies Corp.	TIL305	А
MAN10A	Quality Technologies Corp.	TIL302	A
MAN101A	Quality Technologies Corp.	TIL304	А
MAN1001A	Quality Technologies Corp.	TIL304	A
MCA230	Quality Technologies Corp.	TIL156	Α
MCA231	Quality Technologies Corp.	TIL156	А
MCA255	Quality Technologies Corp.	TIL189-1	А
MCA2230	Quality Technologies Corp.	TIL127	Α
MCA2231	Quality Technologies Corp.	TIL189-2	А
MCA2255	Quality Technologies Corp.	TIL189-2	Α
MCC670	Quality Technologies Corp.	6N138	A
MCC671	Quality Technologies Corp.	6N139	Α
MCL2502	Quality Technologies Corp.	HCPL2502	Α
MCL2530	Quality Technologies Corp.	HCPL2530	Α
MCL2531	Quality Technologies Corp.	HCPL2531	А
MCL2601	Quality Technologies Corp.	HCPL2601	A
MCL2630	Quality Technologies Corp.	HCPL2630	Α
MCL2631	Quality Technologies Corp.	HCPL2631	Α
MCP3009	Quality Technologies Corp.	MOC3009	Α
MCP3010	Quality Technologies Corp.	MOC3010	A
MCP3011	Quality Technologies Corp.	MOC3011	Α
MCP3012	Quality Technologies Corp.	MOC3012	A
MCP3020	Quality Technologies Corp.	MOC3020	А
MCP3021	Quality Technologies Corp.	MOC3021	А
MCP3022	Quality Technologies Corp.	MOC3022	A
MCP3023	Quality Technologies Corp.	MOC3023	А
MCT2	Quality Technologies Corp.	MCT2	А
MCT2E	Quality Technologies Corp.	MCT2E	Α
MCT4	Quality Technologies Corp.	TIL120	А
MCT26	Quality Technologies Corp.	TIL111 \$080RM	Α
MCT210	Quality Technologies Corp.	TIL126 20809M	Α
MCT270	Quality Technologies Corp.	TIL125	Α
MCT271	Quality Technologies Corp.	TIL117 40808M	A
MCT272	Quality Technologies Corp.	4N36	A
MCT273	Quality Technologies Corp.	TIL127	В
MCT274	Quality Technologies Corp.	TIL128	В
MCT275	Quality Technologies Corp.	TIL127	В
MCT276	Quality Technologies Corp.	TIL116	A
MCT277	Quality Technologies Corp.	4N35	A
468.15	n street (and)	athern	

B = Nearest Replacement

100		TI	
DEVICE	MANUFACTURER/SOURCE	DEVICE	CODE
MCT2201	Quality Technologies Corp.	4N35	Α
MCT2202	Quality Technologies Corp.	TIL126	Α
MCT5200	Quality Technologies Corp.	4N35	Α
MCT5201	Quality Technologies Corp.	4N35	Α
MCT5210	Quality Technologies Corp.	4N35	Α
MCT5211	Quality Technologies Corp.	4N35	A
MLED910	Motorola	TIL23	Α
MOC119	Motorola	TIL128A	Α
MOC1000	Motorola	TIL116	Α
MOC1000	Motorola	4N26	В
MOC1001	Motorola	4N25	В
MOC1001	Motorola	TIL116	A
MOC1002	Motorola	4N27	В
MOC1002	Motorola	TIL116	Α
MOC1003	Motorola	4N28	В
MOC1005	Motorola	TIL125	A
MOC1006	Motorola	TIL124	Α
MOC1100	Motorola	TIL113	A
MOC1200	Motorola	TIL113	A
MOC3009	Motorola	MOC3009	A
MOC3010	Motorola	MOC3010	A
MOC3011	Motorola	MOC3011	A
MOC3012	Motorola	MOC3012	A
MOC3020	Motorola	MOC3020	A
MOC3021	Motorola	MOC3021	A
MOC3022	Motorola	MOC3022	A
MOC3022	Motorola	MOC3023	A
MOC5007	Motorola	OPI8015	A
MOC5007	Motorola	OPI8015	A
MOC5009	Motorola	OPI8015	A
MOC8020	Motorola	TIL190-2	A
MOC8021	Motorola	TIL190-3	A
MOC8030	Motorola	TIL190-1	A
MOC8050	Motorola	TIL190-2	A
MOC8080	Motorola	TIL189-2	A
MOC8100	Motorola	TIL126	A
MRD601	Motorola	TIL601	A
MRD602	Motorola	TIL602	A
MRD603	Motorola	TIL603	A
MRD603	Motorola	TIL604	В
MRD604	Motorola	TIL604	A
OP123	Optek/Optron	TIL23	A
OP124	Optek/Optron	TIL24	A
OP600		LS600	A
OP601	Optek/Optron Optek/Optron	TIL601	A
OP602		TIL602	A
OP603	Optek/Optron Optek/Optron	TIL603	A
OP604	Optek/Optron	TIL604	A
OP640	Optek/Optron	LS600	A
07040	Opter/Option	2000	-

A = TI Direct Replacement B = Nearest Replacement



OPEVICE MANUFACTUREN/SOURCE DEVICE CODE OP641 Optek/Optron TIL601 A OP642 Optek/Optron TIL602 A OP643 Optek/Optron TIL102/4N22 A OP1100 Optek/Optron TIL103/4N24 A OP1130 Optek/Optron TIL103/4N24 A OP1140 Optek/Optron 4N48 A OP12100 Optek/Optron 4N35 A OP12150 Optek/Optron 4N27 A OP12151 Optek/Optron 4N27 A OP12152 Optek/Optron 4N26 A OP12153 Optek/Optron TIL117 A OP12154 Optek/Optron TIL117 A OP12255 Optek/Optron TIL115 A OP12256 Optek/Optron TIL115 A OP12251 Optek/Optron TIL115 A OP12252 Optek/Optron TIL116 A OP12254 Opt	The state of the s		TI	
OP642	DEVICE	MANUFACTURER/SOURCE	DEVICE	CODE
Optobs/Optron Till.603 A	01041			
Option	0.012		1111002	
OPI103 Optek/Optron TIL103/4N24 A OPI130 Optek/Optron 4N48 A OPI2100 Optek/Optron TIL120 B OPI2150 Optek/Optron TIL112 A OPI2151 Optek/Optron TIL112 A OPI2152 Optek/Optron TIL117 A OPI2153 Optek/Optron TIL117 A OPI2154 Optek/Optron TIL117 A OPI2155 Optek/Optron TIL116 A OPI2250 Optek/Optron TIL115 A OPI2250 Optek/Optron TIL116 A OPI2251 Optek/Optron TIL116 A OPI2252 Optek/Optron TIL116 A OPI2253 Optek/Optron TIL117 A OPI2254 Optek/Optron TIL186 A OPI2255 Optek/Optron TIL186 A OPI2500 Optek/Optron TIL186 A OPI2501 Optek/Op			112003	Α
OPI130 Optek/Optron 4N48 A OPI140 Optek/Optron Til.120 B OPI2100 Optek/Optron 4N35 A OPI2150 Optek/Optron Til.112 A OPI2151 Optek/Optron 4N27 A OPI2152 Optek/Optron 4N26 A OPI2153 Optek/Optron Til.117 A OPI2154 Optek/Optron 4N37 A OPI2155 Optek/Optron 4N37 A OPI2250 Optek/Optron Til.115 A OPI2251 Optek/Optron Til.16 A OPI2252 Optek/Optron Til.16 A OPI2253 Optek/Optron Til.16 A OPI2254 Optek/Optron Til.17 A OPI2255 Optek/Optron 4N36 A OPI2500 Optek/Optron Til.186-1 A OPI2501 Optek/Optron Til.186-2 A OPI2602 Optek/Optron <td></td> <td></td> <td></td> <td></td>				
OPI140 Optek/Optron Till 120 B OPI2100 Optek/Optron 4N35 A OPI2150 Optek/Optron Till 112 A OPI2151 Optek/Optron 4N27 A OPI2152 Optek/Optron 4N26 A OPI2153 Optek/Optron Till 117 A OPI2154 Optek/Optron 4N37 A OPI2155 Optek/Optron 4N37 A OPI2256 Optek/Optron Till 115 A OPI2251 Optek/Optron Till 116 A OPI2252 Optek/Optron Till 116 A OPI2252 Optek/Optron Till 117 A OPI2252 Optek/Optron Till 116 A OPI2253 Optek/Optron Till 117 A OPI2254 Optek/Optron Till 117 A OPI2255 Optek/Optron Till 186-1 A OPI2500 Optek/Optron Till 186-2 A OPI2501		Optek/Optron		Α
OPI2100 Optek/Optron OPI2150 Optek/Optron OPI2151 Optek/Optron OPI2151 Optek/Optron OPI2152 Optek/Optron OPI2153 Optek/Optron OPI2153 Optek/Optron OPI2154 OPI2155 Optek/Optron OPI2155 Optek/Optron OPI2155 Optek/Optron OPI2155 Optek/Optron OPI2155 Optek/Optron OPI2250 Optek/Optron OPI2251 Optek/Optron OPI2251 Optek/Optron OPI2252 Optek/Optron OPI2253 Optek/Optron OPI2254 Optek/Optron OPI2254 Optek/Optron OPI2255 Optek/Optron OPI2255 Optek/Optron OPI2256 Optek/Optron OPI2256 Optek/Optron OPI2257 OPI2258 Optek/Optron OPI2258 Optek/Optron OPI2259 Optek/Optron OPI2250 Optek/		Optek/Optron	41440	Α
OPI2150 Optek/Optron TIL112 A OPI2151 Optek/Optron 4N27 A OPI2152 Optek/Optron 4N26 A OPI2153 Optek/Optron 4N37 A OPI2154 Optek/Optron 4N37 A OPI2155 Optek/Optron 4N37 A OPI2256 Optek/Optron TIL115 A OPI2251 Optek/Optron TIL116 A OPI2252 Optek/Optron TIL116 A OPI2253 Optek/Optron TIL116 A OPI2254 Optek/Optron TIL116 A OPI2255 Optek/Optron 4N36 A OPI2250 Optek/Optron TIL186-1 A OPI2500 Optek/Optron TIL186-2 A OPI2501 Optek/Optron TIL186-2 A OPI2502 Optek/Optron TIL300-2 A OPI2630 Optek/Optron TIL30009 A OPI301 Optek/Optron		Optek/Optron	TILIZU	В
OPI2151	OPI2100	Optek/Optron	41135	Α
OPI2152		Optek/Optron	IILIIZ	Α
OPI2152 Optek/Optron TIL117 A OPI2154 Optek/Optron 4N37 A OPI2155 Optek/Optron 4N37 A OPI2250 Optek/Optron TIL115 A OPI2251 Optek/Optron TIL116 A OPI2252 Optek/Optron TIL117 A OPI2253 Optek/Optron TIL116 A OPI2254 Optek/Optron 4N36 A OPI2500 Optek/Optron 4N36 A OPI2501 Optek/Optron TIL186-1 A OPI2502 Optek/Optron TIL186-1 A OPI2503 Optek/Optron TIL186-2 A OPI2504 Optek/Optron TIL186-1 A OPI2505 Optek/Optron TIL186-1 A OPI2500 Optek/Optron TIL186-1 A OPI2501 Optek/Optron TIL186-2 A OPI2502 Optek/Optron TIL30-2 A OPI2503 Op	OPI2151	Optek/Optron	41127	Α
OPI2154	OPI2152	Optek/Optron	411/20	Α
OFIZITOS Optek/Optron 4N37 A OPIZ250 Optek/Optron TIL153 A OPIZ251 Optek/Optron TIL153 A OPIZ252 Optek/Optron TIL116 A OPIZ253 Optek/Optron TIL117 A OPIZ254 Optek/Optron 4N36 A OPIZ255 Optek/Optron TIL186-1 A OPIZ500 Optek/Optron TIL186-1 A OPIZ501 Optek/Optron TIL186-2 A OPIZ602 Optek/Optron TIL186-2 A OPIZ603 Optek/Optron TIL36-2 A OPIZ604 Optek/Optron TIL30-2 A OPIZ605 Optek/Optron TIL30-2 A OPIZ600 Optek/Optron TIL3010 A OPIZ601 Optek/Optron TIL3010 A OPIZ602 Optek/Optron TIL3011 A OPIZ010 Optek/Optron TIL3011 A OPIZ011 <	OPI2153	Optek/Optron	TILITY	A
OFIZ250 Optek/Optron TIL115 A OPIZ251 Optek/Optron TIL115 A OPIZ252 Optek/Optron TIL116 A OPIZ253 Optek/Optron TIL117 A OPIZ254 Optek/Optron 4N36 A OPIZ255 Optek/Optron 4N36 A OPIZ500 Optek/Optron TIL186-1 A OPIZ501 Optek/Optron TIL186-2 A OPIZ502 Optek/Optron TIL186-3 A OPIZ630 Optek/Optron TIL186-1 A OPIZ630 Optek/Optron TIL186-2 A OPIZ630 Optek/Optron HCPL2502 A OPIZ630 Optek/Optron TIL300-3 A OPIZ630 Optek/Optron TIL300-9 A OPIZ630 Optek/Optron TIL3010 A OPIZ630 Optek/Optron TIL3010 A OPIZ630 Optek/Optron TIL3011 A OPIZ631	OPI2154	Optek/Optron	41437	Α
OFIZ251 Optek/Optron TIL153 A OPIZ252 Optek/Optron TIL116 A OPIZ253 Optek/Optron TIL117 A OPIZ254 Optek/Optron 4N36 A OPIZ255 Optek/Optron 4N36 A OPIZ500 Optek/Optron TIL186-1 A OPIZ501 Optek/Optron TIL186-2 A OPIZ502 Optek/Optron HCPL2502 A OPIZ603 Optek/Optron HCPL2630 A OPI2630 Optek/Optron TIL386-2 A OPI2603 Optek/Optron HCPL2630 A OPI2604 Optek/Optron TIL3009 A OPI3050 Optek/Optron TIL3010 A OPI3010 Optek/Optron TIL3011 A OPI3011 Optek/Optron TIL3012 A OPI3012 Optek/Optron TIL3020 A OPI3021 Optek/Optron TIL3022 A OPI3022	OPI2155	Optek/Optron	41437	Α
OFIZEST Optek/Optron TIL116 A OPI2252 Optek/Optron TIL117 A OPI2254 Optek/Optron 4N36 A OPI2255 Optek/Optron 4N36 A OPI2500 Optek/Optron 4N36 A OPI2501 Optek/Optron TIL186-1 A OPI2502 Optek/Optron TIL186-2 A OPI2503 Optek/Optron HCPL2502 A OPI2630 Optek/Optron HCPL2630 A OPI3030 Optek/Optron TIL3010 A OPI3010 Optek/Optron TIL3010 A OPI3011 Optek/Optron TIL3011 A OPI3012 Optek/Optron TIL3012 A OPI3021 Optek/Optron TIL3021 A OPI3022 Optek/Optron TIL3021 A OPI3023 Optek/Optron TIL3021 A OPI3023 Optek/Optron TIL1902 A OPI3024 <td< td=""><td>OPI2250</td><td>Optek/Optron</td><td>TIL115</td><td>Α</td></td<>	OPI2250	Optek/Optron	TIL115	Α
OFIZ253 Optek/Optron TIL 117 A OPI2254 Optek/Optron 4N36 A OPI2255 Optek/Optron 4N36 A OPI2500 Optek/Optron TIL 186-1 A OPI2501 Optek/Optron TIL 186-2 A OPI2502 Optek/Optron HCPL 2502 A OPI2630 Optek/Optron HCPL 2630 A OPI3009 Optek/Optron HCPL 2630 A OPI3009 Optek/Optron TIL 3009 A OPI3009 Optek/Optron TIL 3009 A OPI3010 Optek/Optron TIL 3009 A OPI3011 Optek/Optron TIL 3011 A OPI3012 Optek/Optron TIL 3011 A OPI3012 Optek/Optron TIL 3012 A OPI3020 Optek/Optron TIL 3021 A OPI3021 Optek/Optron TIL 3021 A OPI3022 Optek/Optron TIL 3023 A OPI3	OPI2251	Optek/Optron	TIL153	Α
OPI2254 Optek/Optron 4N36 A OPI2255 Optek/Optron 4N36 A OPI2500 Optek/Optron TIL186-1 A OPI2501 Optek/Optron TIL186-2 A OPI2502 Optek/Optron HCPL2502 A OPI2630 Optek/Optron HCPL2630 A OPI3009 Optek/Optron TIL3009 A OPI3010 Optek/Optron TIL3010 A OPI3011 Optek/Optron TIL3011 A OPI3012 Optek/Optron TIL3012 A OPI3021 Optek/Optron TIL3021 A OPI3022 Optek/Optron TIL3021 A OPI3023 Optek/Optron TIL3022 A OPI3023 Optek/Optron TIL1902 A OPI3150 Optek/Optron TIL119A A OPI3151 Optek/Optron TIL189-1 A OPI3152 Optek/Optron TIL189-1 A OPI3251	OPI2252	Optek/Optron	TIL116	Α
OFIZ255 Optek/Optron 4N36 A OPI2500 Optek/Optron TIL186-1 A OPI2501 Optek/Optron TIL186-2 A OPI2502 Optek/Optron HCPL2502 A OPI2630 Optek/Optron HCPL2630 A OPI3009 Optek/Optron HCPL2630 A OPI3010 Optek/Optron TIL3009 A OPI3011 Optek/Optron TIL3009 A OPI3012 Optek/Optron TIL3011 A OPI3012 Optek/Optron TIL3012 A OPI3020 Optek/Optron TIL3020 A OPI3021 Optek/Optron TIL3021 A OPI3022 Optek/Optron TIL3022 A OPI3023 Optek/Optron TIL3023 A OPI3150 Optek/Optron TIL19A A OPI3151 Optek/Optron TIL19A A OPI3250 Optek/Optron TIL157A A OPI3251	OPI2253	Optek/Optron	TIL117	Α
OPI2500 Optek/Optron TIL186-1 A OPI2501 Optek/Optron TIL186-2 A OPI2502 Optek/Optron HCPL2502 A OPI2630 Optek/Optron HCPL2630 A OPI3009 Optek/Optron TIL3009 A OPI3010 Optek/Optron TIL3010 A OPI3011 Optek/Optron TIL3011 A OPI3012 Optek/Optron TIL3012 A OPI3020 Optek/Optron TIL3020 A OPI3021 Optek/Optron TIL3021 A OPI3022 Optek/Optron TIL3022 A OPI3023 Optek/Optron TIL3022 A OPI3023 Optek/Optron TIL190 A OPI3150 Optek/Optron TIL190 A OPI3151 Optek/Optron TIL189-1 A OPI3152 Optek/Optron TIL157A A OPI3250 Optek/Optron TIL189-1 A OPI3252	OPI2254	Optek/Optron	4N36	А
OPI2501 Optek/Optron TIL186-2 A OPI2502 Optek/Optron HCPL2502 A OPI2630 Optek/Optron HCPL2630 A OPI3009 Optek/Optron TIL3009 A OPI3010 Optek/Optron TIL3010 A OPI3011 Optek/Optron TIL3011 A OPI3012 Optek/Optron TIL3012 A OPI3020 Optek/Optron TIL3020 A OPI3021 Optek/Optron TIL3021 A OPI3022 Optek/Optron TIL3022 A OPI3023 Optek/Optron TIL3023 A OPI3024 Optek/Optron TIL19A A OPI3025 Optek/Optron TIL119A A OPI3026 Optek/Optron TIL119A A OPI3151 Optek/Optron TIL189-1 A OPI3250 Optek/Optron TIL157A A OPI3251 Optek/Optron TIL157A A OPI8012	OPI2255	Optek/Optron	4N36	А
OPI2501 Optek/Optron TIL186-2 A OPI2502 Optek/Optron HCPL2502 A OPI2630 Optek/Optron HCPL2630 A OPI3009 Optek/Optron TIL3009 A OPI3010 Optek/Optron TIL3010 A OPI3011 Optek/Optron TIL3011 A OPI3012 Optek/Optron TIL3012 A OPI3020 Optek/Optron TIL3020 A OPI3021 Optek/Optron TIL3021 A OPI3022 Optek/Optron TIL3022 A OPI3023 Optek/Optron TIL3023 A OPI3023 Optek/Optron TIL190 A OPI3023 Optek/Optron TIL119A A OPI3150 Optek/Optron TIL119A A OPI3151 Optek/Optron TIL189-1 A OPI3250 Optek/Optron TIL157A A OPI3250 Optek/Optron TIL157A A OPI8012	OPI2500	Optek/Optron	TIL186-1	Α
OPI2502 Optek/Optron HCPL2502 A OPI2630 Optek/Optron HCPL2630 A OPI3009 Optek/Optron TIL3009 A OPI3010 Optek/Optron TIL3010 A OPI3011 Optek/Optron TIL3011 A OPI3012 Optek/Optron TIL3012 A OPI3020 Optek/Optron TIL3020 A OPI3021 Optek/Optron TIL3021 A OPI3022 Optek/Optron TIL3022 A OPI3023 Optek/Optron TIL3023 A OPI3023 Optek/Optron TIL19A A OPI3023 Optek/Optron TIL119A A OPI3024 Optek/Optron TIL119A A OPI3150 Optek/Optron TIL119A A OPI3151 Optek/Optron TIL157A A OPI3250 Optek/Optron TIL157A A OPI3251 Optek/Optron TIL157A A OPI3252	OPI2501			Α
OPI2630 Optek/Optron HCPL2630 A OPI3009 Optek/Optron TiL3009 A OPI3010 Optek/Optron TiL3010 A OPI3011 Optek/Optron TiL3011 A OPI3012 Optek/Optron TiL3012 A OPI3020 Optek/Optron TiL3020 A OPI3021 Optek/Optron TiL3021 A OPI3022 Optek/Optron TiL3021 A OPI3023 Optek/Optron TiL3022 A OPI3023 Optek/Optron TiL3023 A OPI3023 Optek/Optron TiL19A A OPI3025 Optek/Optron TiL119A A OPI3150 Optek/Optron TiL119A A OPI3151 Optek/Optron TiL189-1 A OPI3152 Optek/Optron TiL157A A OPI3250 Optek/Optron TiL157A A OPI3251 Optek/Optron TiL157A A OPI8012	OPI2502		HCPL2502	Α
OPI3009 Optek/Optron TIL3009 A OPI3010 Optek/Optron TIL3010 A OPI3011 Optek/Optron TIL3011 A OPI3012 Optek/Optron TIL3012 A OPI3020 Optek/Optron TIL3020 A OPI3021 Optek/Optron TIL3021 A OPI3022 Optek/Optron TIL3022 A OPI3023 Optek/Optron TIL3023 A OPI3023 Optek/Optron TIL19A A OPI3023 Optek/Optron TIL119A A OPI3150 Optek/Optron TIL119A A OPI3151 Optek/Optron TIL189-1 A OPI3250 Optek/Optron TIL189-1 A OPI3251 Optek/Optron TIL189-1 A OPI3252 Optek/Optron TIL189-1 A OPI8012 Optek/Optron OPI8012 A OPI8013 Optek/Optron OPI8013 A OPI8014	OPI2630		HCPL2630	Α
OPI3010 Optek/Optron TIL3010 A OPI3011 Optek/Optron TIL3011 A OPI3012 Optek/Optron TIL3012 A OPI3020 Optek/Optron TIL3020 A OPI3021 Optek/Optron TIL3021 A OPI3022 Optek/Optron TIL3022 A OPI3023 Optek/Optron TIL3023 A OPI3050 Optek/Optron TIL19A A OPI3150 Optek/Optron TIL119A A OPI3151 Optek/Optron TIL189-1 A OPI3152 Optek/Optron TIL189-1 A OPI3250 Optek/Optron TIL157A A OPI3251 Optek/Optron TIL189-1 A OPI3252 Optek/Optron TIL189-1 A OPI8012 Optek/Optron TIL189-1 A OPI8013 Optek/Optron OPI8012 A OPI8014 Optek/Optron OPI8013 A OPI8015			TIL3009	Α
OPI3011 Optek/Optron TIL3011 A OPI3012 Optek/Optron TIL3012 A OPI3020 Optek/Optron TIL3020 A OPI3021 Optek/Optron TIL3021 A OPI3022 Optek/Optron TIL3022 A OPI3023 Optek/Optron TIL3023 A OPI3150 Optek/Optron TIL119A A OPI3151 Optek/Optron TIL119A A OPI3152 Optek/Optron TIL189-1 A OPI3250 Optek/Optron TIL157A A OPI3251 Optek/Optron TIL189-1 A OPI3252 Optek/Optron TIL189-1 A OPI8012 Optek/Optron OPI8012 A OPI8012 Optek/Optron OPI8013 A OPI8013 Optek/Optron OPI8014 A OPI8014 Optek/Optron OPI8015 A OPI8015 Optek/Optron OPI8015 A OPI8137	OPI3010		TIL3010	Α
OPI3012 Optek/Optron TIL3012 A OPI3020 Optek/Optron TIL3020 A OPI3021 Optek/Optron TIL3021 A OPI3022 Optek/Optron TIL3022 A OPI3023 Optek/Optron TIL3023 A OPI3023 Optek/Optron TIL119A A OPI3150 Optek/Optron TIL119A A OPI3151 Optek/Optron TIL189-1 A OPI3252 Optek/Optron TIL157A A OPI3255 Optek/Optron TIL157A A OPI3251 Optek/Optron TIL189-1 A OPI3252 Optek/Optron TIL189-1 A OPI8012 Optek/Optron OPI8012 A OPI8012 Optek/Optron OPI8013 A OPI8013 Optek/Optron OPI8013 A OPI8014 Optek/Optron OPI8015 A OPI8015 Optek/Optron OPI8015 A OPI8137	OPI3011		TIL3011	
OPI3020 Optek/Optron TIL3020 A OPI3021 Optek/Optron TIL3021 A OPI3022 Optek/Optron TIL3022 A OPI3023 Optek/Optron TIL3023 A OPI3150 Optek/Optron TIL119A A OPI3151 Optek/Optron TIL119A A OPI3152 Optek/Optron TIL189-1 A OPI3250 Optek/Optron TIL157A A OPI3251 Optek/Optron TIL189-1 A OPI3252 Optek/Optron TIL189-1 A OPI8012 Optek/Optron OPI8012 A OPI8013 Optek/Optron OPI8013 A OPI8014 Optek/Optron OPI8014 A OPI8015 Optek/Optron OPI8015 A OPI8017 Optek/Optron OPI8015 A OPI8015 Optek/Optron OPI8015 A OPI8016 A OPI8015 A OPI8017	OPI3012		TIL3012	Α
OPI3021 Optek/Optron TIL3021 A OPI3022 Optek/Optron TIL3022 A OPI3023 Optek/Optron TIL3023 A OPI3150 Optek/Optron TIL119A A OPI3151 Optek/Optron TIL119A A OPI3152 Optek/Optron TIL189-1 A OPI3250 Optek/Optron TIL157A A OPI3251 Optek/Optron TIL189-1 A OPI3252 Optek/Optron TIL189-1 A OPI8012 Optek/Optron OPI8012 A OPI8013 Optek/Optron OPI8013 A OPI8014 Optek/Optron OPI8014 A OPI8015 Optek/Optron OPI8015 A OPI8137 Optek/Optron OPI8015 A OPI8137 Optek/Optron OPI8015 A OPI8139 Optek/Optron OPI8015 A OPI8137 Optek/Optron OPI8015 A OPI8025				
OPI3022 Optek/Optron TIL3022 A OPI3023 Optek/Optron TIL3023 A OPI3150 Optek/Optron TIL119A A OPI3151 Optek/Optron TIL119A A OPI3152 Optek/Optron TIL189-1 A OPI3250 Optek/Optron TIL157A A OPI3251 Optek/Optron TIL157A A OPI3252 Optek/Optron TIL189-1 A OPI8012 Optek/Optron OPI8012 A OPI8013 Optek/Optron OPI8013 A OPI8014 Optek/Optron OPI8014 A OPI8015 Optek/Optron OPI8015 A OPI8137 Optek/Optron 6N137 A OPI8137 Optek/Optron 6N137 A PC110 Sharp TIL126 A PC4N25 Sharp 4N25 A PC4N26 Sharp 4N26 A PC4N27 Sharp 4N26				
OPI3023 Optek/Optron TII.3023 A OPI3150 Optek/Optron TIL119A A OPI3151 Optek/Optron TIL119A A OPI3152 Optek/Optron TIL189-1 A OPI3250 Optek/Optron TIL157A A OPI3251 Optek/Optron TIL157A A OPI3252 Optek/Optron TIL189-1 A OPI8012 Optek/Optron OPI8012 A OPI8013 Optek/Optron OPI8013 A OPI8014 Optek/Optron OPI8014 A OPI8015 Optek/Optron OPI8015 A OPI8017 Optek/Optron OPI8015 A OPI8018 Optek/Optron OPI8015 A OPI8017 Optek/Optron OPI8015 A OPI8018 Optek/Optron OPI8015 A OPI8016 Optek/Optron OPI8015 A OPI8017 Optek/Optron OPI8015 A OPI8018				
OPI3150 Optek/Optron TIL119A A OPI3151 Optek/Optron TIL119A A OPI3152 Optek/Optron TIL189-1 A OPI3250 Optek/Optron TIL157A A OPI3251 Optek/Optron TIL157A A OPI3252 Optek/Optron TIL189-1 A OPI8012 Optek/Optron OPI8012 A OPI8013 Optek/Optron OPI8013 A OPI8014 Optek/Optron OPI8014 A OPI8015 Optek/Optron OPI8015 A OPI8017 Optek/Optron OPI8015 A OPI8018 Optek/Optron OPI8015 A OPI8017 Optek/Optron OPI8015 A OPI8018 Optek/Optron OPI8015 A OPI8015 Optek/Optron OPI8015 A OPI8016 Optek/Optron OPI8015 A OPI8017 Optek/Optron OPI8015 A OPI8018	OPI3023			
OPI3151 Optek/Optron TIL119A A OPI3152 Optek/Optron TiL189-1 A OPI3250 Optek/Optron TiL157A A OPI3251 Optek/Optron TiL157A A OPI3252 Optek/Optron TiL189-1 A OPI8012 Optek/Optron OPI8012 A OPI8013 Optek/Optron OPI8013 A OPI8014 Optek/Optron OPI8014 A OPI8015 Optek/Optron OPI8015 A OPI8017 Optek/Optron OPI8015 A OPI8018 Optek/Optron OPI8015 A OPI8017 Optek/Optron OPI8015 A OPI8018 Optek/Optron OPI8015 A OPI8016 Optek/Optron OPI8015 A OPI8017 Optek/Optron OPI8015 A OPI8016 Optek/Optron OPI8015 A OPI8017 Optek/Optron OPI8015 A OPI8018				
OPI3152 Optek/Optron TIL189-1 A OPI3250 Optek/Optron TIL157A A OPI3251 Optek/Optron TIL187A A OPI3252 Optek/Optron TIL189-1 A OPI8012 Optek/Optron OPI8012 A OPI8013 Optek/Optron OPI8013 A OPI8014 Optek/Optron OPI8014 A OPI8015 Optek/Optron OPI8015 A OPI8137 Optek/Optron 6N137 A PC110 Sharp TIL126 A PC4N25 Sharp 4N25 A PC4N26 Sharp 4N26 A PC4N27 Sharp 4N26 A PC4N28 Sharp 4N28 A PC4N28 Sharp 4N28 A PC4N35 Sharp 4N35 A				
OPI3250 Optek/Optron TIL157A A OPI3251 Optek/Optron TIL157A A OPI3252 Optek/Optron TIL189-1 A OPI8012 Optek/Optron OPI8012 A OPI8013 Optek/Optron OPI8013 A OPI8014 Optek/Optron OPI8014 A OPI8015 Optek/Optron OPI8015 A OPI8137 Optek/Optron 6N137 A PC110 Sharp TIL126 A PC4N25 Sharp 4N25 A PC4N26 Sharp 4N26 A PC4N27 Sharp 4N26 A PC4N28 Sharp 4N28 A PC4N28 Sharp 4N28 A PC4N35 Sharp 4N35 A				
OPI3251 Optek/Optron TIL157A A OPI3252 Optek/Optron TIL189-1 A OPI8012 Optek/Optron OPI8012 A OPI8013 Optek/Optron OPI8013 A OPI8014 Optek/Optron OPI8014 A OPI8015 Optek/Optron OPI8015 A OPI8137 Optek/Optron 6N137 A PC110 Sharp TIL126 A PC4N25 Sharp 4N25 A PC4N26 Sharp 4N26 A PC4N27 Sharp 4N27 A PC4N28 Sharp 4N28 A PC4N35 Sharp 4N35 A				
OPI3252 Optek/Optron TIL189-1 A OPI8012 Optek/Optron OPI8012 A OPI8013 Optek/Optron OPI8013 A OPI8014 Optek/Optron OPI8014 A OPI8015 Optek/Optron OPI8015 A OPI8137 Optek/Optron 6N137 A PC110 Sharp TIL126 A PC4N25 Sharp 4N25 A PC4N26 Sharp 4N26 A PC4N27 Sharp 4N27 A PC4N28 Sharp 4N28 A PC4N35 Sharp 4N35 A				
OPI8012 Optek/Optron OPI8012 A OPI8013 Optek/Optron OPI8013 A OPI8014 Optek/Optron OPI8014 A OPI8015 Optek/Optron OPI8015 A OPI8137 Optek/Optron 6N137 A PC110 Sharp TIL126 A PC4N25 Sharp 4N25 A PC4N26 Sharp 4N26 A PC4N27 Sharp 4N27 A PC4N28 Sharp 4N28 A PC4N35 Sharp 4N35 A				
OPI8013 Optek/Optron OPI8013 A OPI8014 Optek/Optron OPI8014 A OPI8015 Optek/Optron OPI8015 A OPI8137 Optek/Optron 6N137 A PC110 Sharp TIL126 A PC4N25 Sharp 4N25 A PC4N26 Sharp 4N26 A PC4N27 Sharp 4N27 A PC4N28 Sharp 4N28 A PC4N35 Sharp 4N35 A				
OPI8014 Optek/Optron OPI8014 A OPI8015 Optek/Optron OPI8015 A OPI8137 Optek/Optron 6N137 A PC110 Sharp TiL126 A PC4N25 Sharp 4N25 A PC4N26 Sharp 4N26 A PC4N27 Sharp 4N27 A PC4N28 Sharp 4N28 A PC4N35 Sharp 4N35 A				
OPI8015 Optek/Optron OPI8015 A OPI8137 Optek/Optron 6N137 A PC110 Sharp TiL126 A PC4N25 Sharp 4N25 A PC4N26 Sharp 4N26 A PC4N27 Sharp 4N27 A PC4N28 Sharp 4N28 A PC4N35 Sharp 4N35 A			A STATE OF THE PARTY OF THE PAR	
OPI8137 Optek/Optron 6N137 A PC110 Sharp TIL126 A PC4N25 Sharp 4N25 A PC4N26 Sharp 4N26 A PC4N27 Sharp 4N27 A PC4N28 Sharp 4N28 A PC4N35 Sharp 4N35 A				
PC110 Sharp TIL126 A PC4N25 Sharp 4N25 A PC4N26 Sharp 4N26 A PC4N27 Sharp 4N27 A PC4N28 Sharp 4N28 A PC4N35 Sharp 4N35 A				
PC4N25 Sharp 4N25 A PC4N26 Sharp 4N26 A PC4N27 Sharp 4N27 A PC4N28 Sharp 4N28 A PC4N35 Sharp 4N35 A				
PC4N26 Sharp 4N26 A PC4N27 Sharp 4N27 A PC4N28 Sharp 4N28 A PC4N35 Sharp 4N35 A				
PC4N27 Sharp 4N27 A PC4N28 Sharp 4N28 A PC4N35 Sharp 4N35 A				
PC4N27 Sharp 4N27 A PC4N28 Sharp 4N28 A PC4N35 Sharp 4N35 A				
PC4N35 Sharp 4N35 A				
FC41030 Allap 41030 A			41420	
		Stiarp	41133	A

B = Nearest Replacement

DEVICE	MANUFACTURER/SOURCE	DEVICE	CODE
PC4N36	Sharp	4N36	A
PC4N37	Sharp	4N37	A
PC613	Sharp	TIL117	A
PC618	Sharp	6N136	A
PC713	Sharp	TIL126	А
00700	Sharp	TIL186-2	А
0070011	Sharp	TIL186-2	Α
20010	Sharp	TIL191A	A
		TIL191A	A
	And the second s	TIL191B	A
			A
	Sharp		A
PC812A	Sharp	A CONTRACTOR OF THE PARTY OF TH	
PC813	Sharp	TIL194	A
PC813A	Sharp	TIL194A	A
PC814	Sharp	TIL194	Α
PC814A	Sharp	TIL194A	Α
PC815	Sharp	TIL197	Α
PC816	Sharp	TIL191A	A
PC816A	Sharp	TIL191B	Α
PC816AB	Sharp	TIL191B	A
PC816AC	Sharp	TIL191B	A
PC816AD	Sharp	TIL191B	A
PC817	Sharp	TIL191A	A
PC817T1	Sharp	TIL191B	А
PC818	Sharp	TIL191	А
PC823	Sharp	TIL195	A
PC823A	Sharp	TIL195A	A
PC825	Sharp	TIL198	А
PC826	Sharp	TIL192A	Α
PC826A	Sharp	TIL192B	Α
PC826AB	Sharp	TIL192B	A
		TIL192B	A
BORROAD	THE PERSON NAMED IN COLUMN 1	TIL192B	A
50000	01	TIL192A	A
			A
PC827T1	Sharp		A
PC829	Sharp	TIL913A	
PC843	Sharp	TIL196	A
PC843A	Sharp	TIL196A	A
PC845	Sharp	TIL199	Α
PC846	Sharp	TIL193A	Α
PC846A	Sharp	TIL193B	Α
PC846AB	Sharp	TIL193B	Α
PC846AC	Sharp	TIL193B	A
PC846AD	Sharp	TIL193B	A
PC847	Sharp	TIL193A	Α
PC847T1	Sharp	TIL193B	Α
PC849	Sharp	TIL914A	Α
PC900	Sharp	OPI8015	А
PC901	Sharp	OPI8015	A

A = TI Direct Replacement B = Nearest Replacement



DEVICE	MANUFACTURER/SOURCE	TI DEVICE	CODE
PS2001B	NEC	TIL117 - 084539	Α
PS2002B	NEC	TIL157A	Α
PS2003B	NEC	TIL117	Α
PS2004B	NEC	TIL189-4	Α
PS2006B	NEC	6N136	А
PS2006B(1)	NEC	6N135	А
PS2007B	NEC	6N137	A
PS2010-K	NEC	4N36	A
PS2010-L	NEC	TIL117	Α
PS2010-M	NEC	TIL116	A
PS2011-L	NEC	4N35	A
PS2011-M	NEC	TIL126	Α
PS2012(1)-M	NEC	TIL128	Α
PS2012-M	NEC	TIL128A	A
PS2015-N	NEC	TIL125	A
PS2016B	NEC	6N136	Α
PS2018-L	NEC	4N35	Α
PS2018-M	NEC	TIL126	А
PS2021-L	NEC	4N35	А
PS2021-M	NEC	TIL126	Α
PS2031-L	NEC	4N35	. A
PS2031-M	NEC	TIL126	Α
PS2044	NEC	6N136	Α
PS2401A-1R	NEC	TIL191B	Α
PS2401A-2R	NEC	TIL192B	Α
PS2401A-4R	NEC	TIL193B	Α
PS2403-1M	NEC	TIL191B	A
PS2403-2M	NEC	TIL192B	Α
PS2403-4M	NEC NEC	TIL193B	Α
PS2501-1D	NEC	TIL191B	Α
PS2501-2D	NEC	TIL192B	Α
PS2501-4D	NEC	TIL193B	Α
PS2505-1	NEC	TIL194B	Α
PS2505-2	NEC	TIL195B	Α
PS2505-4	NEC	TIL196B	Α
S11MD5V	Sharp	MOC3022	Α
SCD11B2	Honeywell	TIL127	В
SCD11B2	Honeywell	TIL113	В
SCD11B2	Honeywell	TIL157	В
SCD11B2	Honeywell	TIL119	В
SCD11B2	Honeywell	TIL156	В
SCD11B2	Honeywell	TIL128	В
SD2440-1	Honeywell	TIL601	Α
SD2440-2	Honeywell	TIL602	Α
SD2440-3	Honeywell	TIL603	Α
SD2440-4	Honeywell	TIL604	Α
SE2450-1	Honeywell	TIL23	Α
SE2450-2	Honeywell	TIL23	Α
SE2450-3	Honeywell	TIL25	Α

B = Nearest Replacement

DE1/105		TI	
DEVICE	MANUFACTURER/SOURCE	DEVICE	CODE
SE2460-1	Honeywell	TIL23	В
SE2460-2	Honeywell	TIL23	В
SE2460-3	Honeywell	TIL24 8800388	Α
SFH600	Honeywell	TIL117 #400509.	В
SFH600-0	Honeywell	TIL117	В
SFH601-1	Honeywell	TIL155	В
SPX2E	Honeywell	TIL125	В
SPX2E	Honeywell	TIL124	В
SPX6	Honeywell	TIL126	Α
SPX26	Honeywell	TIL153	Α
SPX26	Honeywell	TIL118	В
SPX26	Honeywell	TIL115	В
SPX33	Honeywell	TIL154	В
SPX33	Honeywell	TIL153	В
SPX33B2	Honeywell	TIL116	В
SPX33B2	Honeywell	TIL114 60 10289	В
SPX53	Honeywell	TIL1171-810389	В
SPX53	Honeywell	TIL155	А
TLP2530	Toshiba	HCPL2530	А
TLP2531	Toshiba	HCPL2531	Α
TLP2601	Toshiba	HCPL2601	А
TLP2630	Toshiba	HCPL2630	A
TLP2631	Toshiba	HCPL2631	A
TLP3009	Toshiba	MOC3009	Α
TLP3010	Toshiba	MOC3010	Α
TLP3011	Toshiba	MOC3011	A
TLP3012	Toshiba	MOC3012	A
TLP3020	Toshiba	MOC3020	A
TLP3021	Toshiba	MOC3021	A
TLP3022	Toshiba	MOC3022	A
TLP3023	Toshiba	MOC3023	A
TLP504A	Toshiba	TIL192A	A
TLP504A-2	Toshiba	TIL193A	A
TLP504A-2GB	Toshiba	TIL193B	A
TLP504AGB	Toshiba	TIL193B	A
TLP521-1A		TIL191A	A
TLP521-1GB	Toshiba Toshiba		
TLP521-1GB		TIL191B	A
TLP521-2GB		TIL192A	A
		TIL192B	A
TLP521-4A	Toshiba	TIL193A	A
TLP521-4GB	Toshiba	TIL193B	A
TLP575	Toshiba	TIL157A	A
TLP620	Toshiba	TIL194A	Α
TLP620-2	Toshiba	TIL195A	A
TLP620-2GB	Toshiba	TIL195B	Α
TLP620-4	Toshiba	TIL196A	Α
TLP620-4GB	Toshiba	TIL196B	A
TLP620GB	Toshiba	TIL194B	Α
TLP621	Toshiba	TIL191A	A

B = Nearest Replacement



		TI	
DEVICE	MANUFACTURER/SOURCE	DEVICE	CODE
TLP621-2	Toshiba	TIL192A	Α
TLP621-2GB	Toshiba	TIL192B	A
TLP621-4	Toshiba	TIL193A	Α
TLP621-4GB	Toshiba	TIL193B	Α
TLP621GB	Toshiba	TIL191B	A
TLP624	Toshiba	TIL191B	Α
TLP624-2	Toshiba	TIL192B	A
TLP624-4	Toshiba	TIL193B	A
TLP626	Toshiba	TIL194B	Α
TLP626-2	Toshiba	TIL195B	Α
TLP626-4	Toshiba	TIL196B	Α
TLP630	Toshiba	TIL186-3	Α
TLP630GB	Toshiba	TIL186-4	Α
TLP651	Toshiba	6N136	A

B = Nearest Replacement

		TI	
DEVICE	MANUFACTURER/SOURCE	DEVICE	CODE
RL128G	EG&G Reticon	TC102	В
RL2048	EG&G Reticon	TC103	В
CCD111	Fairchild	TC102	В
CCD142	Fairchild	TC103	В
CCD143	Fairchild	TC103	В



OPTOELECTRONIC AND IMAGE-SENSING TERMS AND DEFINITIONS

Introduction

This glossary contains letter symbols, abbreviations, terms, and definitions commonly used with optoelectronic devices. Most of the information, excluding the image-sensing concepts, was obtained from JEDEC Standard No. 77.

Index to Glossary by Symbols and Abbreviations

Demodulation bandwidth

В	Demodulation bandwidth	
CCD	Charge-coupled device	
CTD	Charge-transfer device	
CRT	Cathode-ray tube	
CTR	Current transfer ratio	
Ee 35.00 = 59	Irradiance	
Ev	Illuminance	
fmod	Modulation frequency	
H (vibare) m		
he	Current transfer ratio	
IC(off)	Off-state collector current	
IC(on)	On-state collector current	
ID	Dark current	
le	Radiant intensity	
IF	Forward current	
oligi majalna to	Light current	
IR SOO -	Reverse current	
IRED	Infrared-emitting diode	
lv	Luminous intensity	
Le	Radiance	
L _V	Luminance	
LED	Light-emitting diode	
NEP	Noise equivalent power (spectral de	ensity)
NTSC	National Television System Commit	tee
Pn	Noise equivalent power (spectral de	ensity)
PO	Radiant flux or power output	
Qe	Radiant energy	
Qv	Luminous energy	
Re	Radiant responsivity	
RGB	Red-green-blue (monitor)	
R _V	Luminous responsivity	
sr	Steradian	
td	Delay time	
tf	Fall time	
tf	Radiant pulse fall time	
tr	Radiant pulse rise time	



Noise equivalent bandwidth

Wavelength at peak emission

Half-intensity beam angle

Rise time

Storage time

Radiant flux

Luminous flux

Forward voltage

Spectral bandwidth

 t_{r} ts

VF

 Δf

Δλ

θΗΙ

λp

Фе

Фν

Unit Symbol ampere† Å $1 \text{ Å} = 10^{-10} \text{ m} = 10^{-4} \mu\text{m} = 0.1 \text{ nm}$ angstrom candela[†] 1 cd = 1 lm/sr cd $1 \text{ cd/ft}^2 = 10.76391 \text{ cd/m}^2$ candela/foot2 cd/ft2 candela/meter2† cd/m² degree Celsius† °C See K farad† 1 ft = 0.3048 m (exactly) foot $1 \text{ fc} = 1 \text{ Im/ft}^2 = 10.76391 \text{ Ix}$ footcandle fc footlambert 1 fL = $(1/\pi)$ cd/ft² = 3.426259 cd/m² hertz† inch 1 in = 2.54 cm (exactly) kelvin[†] Formerly °K, degree Kelvin lambert 1 L = 3183.099 cd/m² lumen† lux† $1 lx = 1 lm/m^2$ meter† m mho 1 mho = 1 S mho The equivalent unit μ m is preferred micron μ 1 mil = 10^{-3} in = 0.0254 mm (exactly) mil mil $1 \text{ nt} = 1 \text{ cd/m}^2$ nit ohm[†] phot $1 \text{ ph} = 1 \text{ lm/cm}^2$ second† siemens† steradian[†] stilb volt† watt[†]

Units of Measurement

Metric Multipliers

Most of the preceding SI unit symbols can be combined with the metric multipliers that follow.

Symbol	Prefix	Multiple
G	giga	109
M	mega	106
k	kilo	103
h	hecto	102
da	deka	10
d	deci	10-1
С	centi	10-2
m	milli	10-3
μ	micro	10-6
n	nano	10-9
р	pico	10-12
f	femto	10-15



[†]International System (SI) units,

OPTOELECTRONICS AND IMAGE-SENSING TERMS AND DEFINITIONS

Analog Output

An output whose amplitude is continuously proportionate to the input.

Axis of Measurement

The direction from the source of radiant energy, relative to the mechanical axis, in which the measurement of radiometric and/or spectroradiometric characteristics is performed.

Black Level

The display signal level corresponding to the maximum limit for black peaks.

Brightness

See Luminance.

Charge-Coupled Device (CCD)

A charge-transfer device that stores charge in potential wells and transfers this charge almost completely as a packet by translating the position of the potential wells.

Charge-Coupled Image Sensor

A charge-coupled device in which an optical image is converted into packets of charge that can be transferred as the electrical analog of the image.

Charge-Transfer Device (CTD)

A device in which the operation depends on the movement of discrete packets of charge along or beneath the semiconductor surface, or through the interconnections on the semiconductor surface.

Color Contrast

The ratio of the luminance values of two colors.

Color Encoder

A device that produces an encoded color signal from separate red, green, and blue color inputs.

Color Edging

Undesired colors appearing at the edges of colored images.

Color Temperature (of a light source)

The absolute temperature of a blackbody radiator having a chromaticity equal to that of the light source. TYPICAL UNIT: K (formerly °K).

Coordinates

A method of locating a pixel in space, typically using an x, y, and z axis. (Cartesian Coordinates System).

Current Transfer Ratio, DC (of an Optocoupler) (he or CRT)

The ratio of the dc output current to the dc input current.



Dark Current (ID)

The current that flows through a photosensitive device in the dark condition.

NOTE: The dark condition is attained when the electrical parameter under consideration approaches a value that cannot be altered by further irradiation shielding.

Darlington Phototransistor

A phototransistor whose collector and emitter are connected to the collector and base, respectively, of a second transistor. The emitter current of the input transistor is amplified by the second transistor and the device has very high sensitivity to illumination or irradiation.

GRAPHIC SYMBOL:



NOTE: The base region(s) may or may not be brought out as (an) electrical terminal(s).

Delay Time (t_d)

The time interval from the point at which the leading edge of the input pulse has reached 10% of its maximum amplitude to point at which the leading edge of the output pulse has reached 10% of its maximum amplitude.

Demodulation Bandwidth (B)

The frequency interval in which the demodulated output of a photodetector, or a system including a photodetector, is not more than 3 dB below the midband output. Midband output is the output in the region of flat response or the average output over a specific frequency range.

Fall Time (tf)

The time duration during which the trailing edge of a pulse is decreasing from 90% to 10% of its maximum amplitude.

Forward Current (IF)

The current through a semiconductor diode when the p-region (anode) is a positive potential with respect to the n-region (cathode).

Forward Voltage (VF)

The voltage across a semiconductor diode associated with the flow of forward current. The p-region is a positive potential width respect to the n-region.

Gray Scale of enterior 2 management (2014) and a second of the second of

An optical pattern in discrete steps between light and dark.

Note: A gray scale with ten steps that differ by the square root of two is usually in resolution test charts.

Half-Intensity Beam Angle (θHI)

The angle within which the radiant intensity is not less than half of the maximum intensity.



Hexadecimal Display

A solid-state display capable of exhibiting numbers 0 through 9 and alpha characters A through F.

NOTE: The TIL311 is a hexadecimal display with an integral TTL circuit that will accept, store, and display 4-bit binary data.

Illuminance (Illumination) (E_V) and programming the little and programming and experience a to value statistical and the statistic and t

The luminous flux density incident on a surface; the quotient of the flux divided by the area of illuminated surface.

TYPICAL UNITS: Im/ft^2 , $Ix = Im/m^2$; $1 Im/ft^2 = 10.76391 Ix$.

Image

A displayed view of one or more objects or parts of objects.

Infrared Emission

Radiant energy that is characterized by wavelengths longer than visible red, i.e., about $0.78 \, \mu m$ to $100 \, \mu m$.

Infrared-Emitting Diode (IRED)

A diode capable of emitting radiant energy in the infrared region of the spectrum resulting from the recombination of electrons and holes.

NOTE: TI manufactures GaAs and GaAlAs radiant-energy sources that emit in the 0.82-um to 0.94-um portion of the near-infrared region. These emitters are spectrally matched with TI silicon photodetectors. GRAPHIC SYMBOL:



Irradiance (Ee, formerly H)

The radiant flux density incident on a surface; the quotient of the flux divided by the area of irradiated surface

TYPICAL UNITS: W/ft2, W/m2; 1 W/ft2 = 10.76391 W/m2.

Light Current (IL)

The current that flows through a photosensitive device, such as a phototransistor or a photodiode, when it is exposed to radiant energy.

Light-Emitting Diode (LED)

A diode capable of emitting luminous energy resulting from the recombination of electrons and holes. GRAPHIC SYMBOL:



Linearity

The property of being linear. A linear relationship exists between two quantities when a change in a second quantity is directly proportional to change in the first quantity.

Luminance (L_V) (Photometric Brightness)

The luminous intensity of a surface in a given direction per unit of projected area of the surface as viewed from that direction.

TYPICAL UNITS: fL, cd/ft², cd/m²; 1 fL = $(1/\pi)$ cd/ft² = 3.426259 cd/m².

Luminous Energy (Q_V)

The time rate of flow of luminous energy.

TYPICAL UNITS: Im *s.

Luminous Flux (Φ_V)

Energy traveling in the form of visible radiation.

TYPICAL UNIT: Im

NOTE: Luminous flux is related to radiant flux by the eye-response curve of the International Commission of Illumination (CIE). At the peak response ($\lambda = 555$ nm), 1 W = 680 lm.

Luminous Intensity (I_V)

Luminous flux per unit solid angle in a given direction.

TYPICAL UNIT: cd. 1 cd = 1 lm/sr.

Luminous Responsivity (R_V)

The quotient of the rms value of the fundamental component of the electrical output divided by the rms value of the fundamental component of the luminous flux of a specified distribution.

TYPICAL UNITS: V/Im, A/Im.

Modulation Frequency (fmod)

The frequency of modulation of the luminous or radiant flux.

Monochrome

Any combination of colors of the same hue, but of different saturations and luminances.

Noise Equivalent Bandwidth (\Delta f)

The equivalent bandwith of a flat (or white) sharp-cutoff noise spectrum, having the same maximum value and containing the same noise power as the actual broadband output noise power of the device or circuit.

TYPICAL UNIT: Hz.



OPTOELECTRONICS AND IMAGE-SENSING TERMS AND DEFINITIONS

Noise Equivalent Power (Pn or NEP)

The rms value of the fundamental component of a modulated radiant flux incident on the detector area that will produce a signal (voltage or current) at the detector output that is equal to the broadband rms noise (voltage or current).

TYPICAL UNIT: W.

NOTE: The noise equivalent power equals the broadband output noise (voltage or current) divided by the responsivity (in volts/watt or amperes/watt).

Noise Equivalent Power (Spectral Density) (Pn or NEP)

The noise equivalent power in a one-hertz bandwidth at the detector output.

TYPICAL UNITS: W/Hz1/2.

NOTE: The noise equivalent power spectral density equals the noise equivalent power divided by the square root of the noise bandwidth.

Off-State Collector Current (IC(off)) (of an Optocoupler)

The output current when the input current is zero.

On-State Collector Current (IC(on)) (of an Optocoupler)

The output current when the input current is above the threshold level.

NOTE: An increase in the input current will usually result in a corresponding increase in the on-state collector current.

Optical Axis

A line about which the radiant-energy pattern is centered.

NOTES: 1. The radiant-energy pattern may be nonsymmetrical.

2. The optical axis may deviate from the mechanical axis.

Optocoupler (Optically Coupled Isolator, Photocoupler)

A device designed for the transformation of electrical signals by utilizing optical radiant energy so as to provide coupling with electrical isolation between the input and the output.

NOTE: As manufactured by Texas Instruments, these devices consist of a gallium arsenide infrared-emitting diode and a silicon phototransistor and provide high-voltage isolation between separate pairs of input and output terminals.

Optoelectronic Device

A device that is responsive to or that emits or modifies coherent or noncoherent electromagnetic radiation in the visible, infrared, and/or ultraviolet spectral regions; or a device that utilizes such electromagnetic radiation for its internal operation.

Photocurrent

The difference between light current (IL) and dark current (ID) in a photodetector.



Photodetector, Photosensitive Device

GRAPHIC SYMBOLS:

A device that is responsive to electromagnetic radiation in the visible, infrared, and/or ultraviolet spectral regions.

Photodiode

A diode that is intended to be responsive to radiant energy.



NOTE: The photodiode is characterized by linearity between the input radiation and the output current. It has faster switching speeds than a phototransistor.

Photometric Axis

See Axis of Measurement.

Photometric Brightness

See Luminance.


Photon

A quantum (the smallest possible unit) of radiant energy; a photon carries a quantity of energy equal to Planck's constant (6.6262×10^{-34}) joule/hertz) times the frequency.

Phototransistor

A transistor (bipolar or field-effect) that is intended to be responsive to radiant energy.

NOTE: The base region or gate may or may not be brought out as an external terminal. GRAPHIC SYMBOLS:



Picture Element

The smallest segment of a raster line which can be discretely controlled by the display system. Also called a pixel, pel, or pixcell.

Quantum Efficiency (of a Photosensitive Device)

The fractional number of effective electron-hole pairs produced within the device for each incident photon. For devices that internally amplify or multiply the electron-hole pairs, such as phototransistors or avalanche photodiodes, the effect of the gain is to be excluded from quantum efficiency.



OPTOELECTRONICS AND IMAGE-SENSING TERMS AND DEFINITIONS

Quantum Efficiency, External (of a Photoemitter)

The number of photons radiated for each electron flowing into the radiant source.

Radiance (Le)

The radiant intensity of a surface in a given direction per unit of projected area of the surface as viewed from that direction.

TYPICAL UNIT: W*sr-1m-2.

Radiant Energy (Qe)

Energy traveling in the form of electromagnetic waves.

TYPICAL UNITS: W*s, J.

Radiant Flux or Power Output (De or PO)

The time rate of flow of radiant energy.

TYPICAL UNITS: W.

Radiant Intensity (Ie)

Radiant flux per unit solid angle in a given direction.

TYPICAL UNIT: W/sr.

Radiant Pulse Fall Time (tf)

The time required for a radiometric quantity to change from 90% to 10% of its peak value for a step change in electrical input.

Radiant Pulse Rise Time (tr)

The time required for a radiometric quantity to change from 10% to 90% of its peak value for a step change in electrical input.

Radiant Responsivity (Re)

The quotient of the rms value of the fundamental component of the electrical output divided by the rms value of the fundamental component of the radiant flux of a specified distribution.

TYPICAL UNITS: V/W, A/W.

Resolution

The number of visible distinguishable units in the device coordinate space.

Reverse Current (IR)

The current through a semiconductor diode when the n region (cathode) is at a positive potential with respect to the p region (anode).

Reverse Voltage (VR)

The voltage across a semiconductor diode associated with the flow of reverse current. The n region is at a positive potential with respect to the p region.



Rise Time (t_r)

The time duration during which the leading edge of a pulse is increasing from 10% to 90% of its maximum amplitude.

Series Resistance

The undepleted bulk resistance of the photodiode substrate.

NOTE: This characteristic becomes significant at higher frequencies where the capacitive reactance of the junction is of the same or lower magnitude compared to the series resistance.

Shift Register

A register in which the stored data can be moved from left to right, or vice versa.

Spectral Bandwidth (Δλ)

The wavelength interval in which the spectral concentration of a photometric or radiometric quantity is not less than half of its maximum value.

TYPICAL UNITS: Å, µm, nm.

Steradian (sr)

A unit of solid angular measurement equal to the solid angle at the center of a sphere subtended by a portion of the surface area equal to the square of the radius; there are 4π steradians in a complete sphere. The number of steradians in a cone of full angle θ is $2\pi (1 - \cos 0.5)$.

Storage Time (ts)

The time interval from a point at which the trailing edge of the input pulse has dropped to 90% of its maximum amplitude to a point at which the trailing edge of the output pulse has dropped to 90% of its maximum amplitude.

Visible Emission

Radiant energy that is characterized by wavelengths of about 0.38 µm to 0.78 µm.

Wavelength at Peak Emission (λp)

The wavelength at which the spectral radiant intensity is maximum.

TYPICAL UNITS: Å, μ m, nm. 1 Å = 10⁻⁴ μ m = 0.1 nm.

General Information	1
CCD Image Sensors and Support Functions	2
	8
Optocouplers (Isolators)	3
	0
Intelligent LED Displays	4
	000
Infrared Emitters and Phototransistors	5
	ucaj
Quality and Reliability	6
Applications	7

2

CCD Image Sensors/Support Functions




Fig. 1 TI's Patented Virtual Phase Design




Fig. 2 Standard 2 Phase Design




Fig. 3. Typical Sensitivity vs Wavelength

The CCD (Charge Coupled Device) approach to linear image sensing will become the leading edge among industry methods because of process and performance advantages.

Multiple-clock-electrode CCD processing methods have remained complex and difficult to implement in the manufacturing environment with any measure of cost/performance effectiveness ... until now.

The breakthrough: Now, Texas Instruments announces a breakthrough in CCD image sensor processing technology ... Virtual Phase (VP).

This giant technological stride greatly simplifies the processing techniques by reducing the number of clock electrodes on the device surface to one (Fig. 1). Other techniques require anywhere from two to three levels (Fig. 2). Additional benefits of this milestone process include simplified device operation and enhanced device quality.

Now, with just one level, the possibility of surface damage and shorts, common to the multilevel approach, is inherently reduced. So, the new Virtual Phase technology can boast the same degree of reliability as standard MOS technology.

The benefits of this TI-patented Virtual Phase technology are:

- · Simplified clocking
- · Lower noise/Higher dynamic range
- Greater sensitivity to light
- Ease of processing and use
- · Greater stability
- · Lower dark current
- Improved spectral response in the lower wave length (blue) regions (Fig. 3).

Features:

- Virtual Phase N-Channel silicon MOS technology
- High spectral responsivity ... particularly in the blue region
- Approximately 1-V peak-to-peak output signal
- · Dynamic range typically 1000:1
- · End-of-scan signal
- Internal dark and white references
- · Blemish-free uniformity of image
- Simple, stable operation






Fig. 7 Fits Personnel Viction Penin Budge



Por. 2 Nameber 2 Places Bedden



the 2 Types Standard at Workingth

The CCD (Charge Coupled Device) approach to linear image sensing will become the leading edge among industry methods because of process and performance advantages.

Multiple-clock-electrode CCD processing methods have remained complex and difficult to implement in the namulacturing environment with any measure of cost performance effectiveness until now.

The breakthrough: Now, Toxas instruments enhouses a breakthrough in CCD image sensor proceeding technology in Vermal Phase (VP).

The giest sechnological stride greatly simplifies the processing sciniques by reducing the number of clack electrodes on the fewice surface to one (Fig. 1). Other techniques require may have from two to three levels (Fig. 2). Additional benefits of this ideation process include simplified device operation and one spaced device and the

Now, with just one level, the possibility of surface damage and shorts, common to the multilevel approach, is inharontly reduced. So, the new Vartual Phase technology can beast the same degree of reliability as standawi MOS technology.

The henefits of this Ti-patented Virtual Phase technology are

- implified circling
- a. Legger poisse/Higher dynamic reme
 - Greater sensitivity to light
 - near from recommend to man if
 - villidate value
- Lower cares currents

 Improved a spectral response in the lower wave length (but


Committee (St.

- Virtual Phase N-Changel allign MOS technology
- color sale sat ni visalni rac ... viivenneen kensea iinili w
 - Larrence Souther the demonstration Vol of the terror consent.
 - Tours of the Control of the Control
 - Dynamic range typically 1000
 - largita reparted
 - a Interest durk and white references
 - e Dengish free uniformity of mange
 - Simple, stable speration

CCD Image Sensors/Support Functions

INSTRUMENTS

- 128 x 1 Sensor Element Organization
- Virtual-Phase N-Channel Silicon MOS Technology
- High Quantum Efficiency
- Enhanced Blue Response
- Output Signal Approximately
 1 Volt Peak-to-Peak
- Dynamic Range Relative to
 Peak-to-Peak Noise Typically 1000:1
- End-of-Scan Signal
- Internal Black and White References
- Simple and Stable Operation



CERAMIC DUAL-IN-LINE PACKAGE



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Avoid shorting either OS or EOS to VSS during operation to prevent damage to the output amplifiers.

description

The TC102, a 128-element CCD line image sensor, functions in high-resolution image scanning applications such as document reading and optical character recognition. The TC102 incorporates virtual-phase MOS technology, which provides simplified operation and high reliability.


This device is supplied in a 10-pin dual-in-line ceramic side-braze package designed for insertion in mounting-hole rows on 7.6-mm (0.300-inch) centers. The glass window may be cleaned by wiping with a cotton swab soaked in alcohol.

virtual-phase technology

This patented design results in simplified clocking circuits, reduced noise, and greater light sensitivity. Virtual-phase technology utilizes a junction-gate region at the substrate dc potential. This accomplishes the same gating and transport function as a separate gate electrode requiring multiple layers and multiple process steps common in other device designs. The resulting simplicity of process and ease of operation will increase performance and reliability for the user.



functional block diagram



W = WHITE REFERENCE INPUT DIODE

B = BLACK REFERENCE ELEMENT

I = ISOLATION ELEMENT

N = 128 SENSOR ELEMENTS

PIN FUNCTIONAL DESCRIPTION

PIN NUMBER	SIGNATURE	NAME	DESCRIPTION			
1	VREF	Reference Voltage	Bias input for the output amplifiers.			
2	os	Output Signal	Video output from a cascaded source-follower MOS amplifier.			
3	V _{DD}	Supply Voltage	Output amplifier supply voltage.			
4	TCK	Transport Clock	Drives the CCD transport registers.			
5 de est	WRCK	White Reference Clock	Injects a controlled charge into the white reference CCD shift re elements to become white-reference and end-of-scan pulses.			
6	хск	Transfer Clock	Controls the transfer of charge packets from sensor elements to shift registers. The interval between pulses of the transfer clock determines the exposure time.			
sari7 bayan na pairen	RCK	Reset Clock	Controls recharging of the charge-detection diodes in the output amplifiers, and clocks the output shift registers where the odd and even signals have been merged.			
8 Midalle	EOS	End-of-Scan Pulse	Indicates that all charge packets have been shifted out of the transport registers.			
9, 10	Vss	Substrate	All voltages are referenced to the substrate.			

functional description

image sensor elements

The line of sensor elements (also called photosites or pixels) consists of 128 photo-sensitive areas, 12.7 micrometers (0.5 milliinches) square and approximately 12.7 micrometers from center to center. Image photons create electron-hole pairs in the single-crystal silicon. The electrons are collected in the sensor elements and the holes are swept into the substrate. The amount of charge accumulated in each element is a linear function of the incident light and the exposure time. The output signal charge will vary in an analog manner from a thermally generated noise background at zero illumination to a maximum at saturation under bright illumination.

transfer gate

This structure is adjacent to the line of image sensor elements. The charge packets accumulated in the image sensor elements are transferred into the transfer gate storage well when the transfer gate voltage goes high. When the transfer gate voltage goes low, the charge is transferred into the CCD transport shift registers. The transfer gate also controls the exposure time for the sensor elements and permits charges to enter the end-of-scan (EOS) shift registers to create the end-of-scan waveform. In addition, the transfer gate permits entry of charge packets to the transport CCD shift register to create the white reference signals.

shift registers

There are two CCD transport registers, one on each side of the line of image sensor elements and outside of the transfer gate. Alternate charge packets are transferred to the CCD transport shift registers and moved serially to the output amplifier. The phase relationship of the reset clock and the transport clock and the geometric layout of the paths provide for alternate delivery of charge packets to re-establish the original sequence of the linear image data. The two outer buffer CCD shift registers protect the signal charges in the inner transport CCD shift registers from peripherally generated dark current noise.

black and white reference elements

Four additional sensor elements at each end of the sensor element array (labelled "B" in the block diagram) are covered by opaque metallization. They provide a black (no illumination) signal reference that is delivered at each end of the linear image output signal. Also included on the transport CCD shift register, at the opposite end from the amplifier, is an input diode that provides two white reference pulses in the output signal. The reference pulses are useful as inputs to external dc restoration and/or automatic exposure control circuitry. The white reference pulse amplitude is approximately 70% of the maximum output signal amplitude.

output signal amplifier

The charge packets are transported to a precharge diode whose potential changes linearly in response to the amount of the signal charge delivered. This potential is applied to the input gate of an N-channel MOS double-source-follower amplifier to produce an output signal (OS). A reset transistor, driven by the reset clock (RCK), recharges the charge-detector-diode capacitance before the arrival of each new signal charge packet from the CCD shift registers. A reference voltage (VREF) is applied to the drain of the reset transistor and acts to bias the OS and EOS amplifiers. A current sink is used as an on-chip load for the amplifier output. No external current sink is needed. The output signal is a series of negative-going pulses on a dc level.



Image

Sensors/Support Functions

The modulation transfer function decreases at longer wavelengths (see Figures 7 and 8). If optimum resolution is required with a light source that has a significant infrared component, then the designer must use appropriate filters to restrict the optical pass band to shorter wavelengths.

end-of-scan amplifier

The EOS amplifier is similar to the OS amplifier. XCK transfers charge from the input diode into the EOS register where it is transported at the TCK clock frequency to the EOS amplifier. This EOS pulse is coincident with the first of the two white reference pulses that pass through the odd and even transport CCDs, respectively. The EOS output can be used to alert the external circuitry that the linear image data readout has been completed.

clocks

The transfer clock (XCK) pulse controls the exposure time of the sensor elements. The minimum exposure time is the time required to shift the entire contents of the transport registers to the output signal amplifier and equals 161 multiplied by the RCK period. The maximum exposure time is determined by the tolerable level of dark signal.

The transport clock (TCK) transports the linear image signal charge from the sensor element region to the output amplifier.


The reset clock (RCK) operates at twice the transport clock frequency so as to recombine the signal charge in the original sequence and present the charge to the output amplifier. The data rate is equal to the reset clock frequency.

The white reference clock (WRCK) runs at the transfer clock frequency and generates the white reference and the endof-scan pulses. These pulses can be eliminated by connecting WRCK to VDD. Transients on WRCK going below zero volts will cause charge injection resulting in an increase in apparent dark signal.

Figure 3 presents a suggested circuit for generating the clock waveforms. The RCK clock generator runs continuously. A binary divider halves the frequency to create TCK. After all signal charges have been transported to the output amplifier, TCK continues to run to keep thermally generated charges from accumulating in the transport registers.

The XCK and WRCK clock frequencies are submultiples of the TCK frequency. Figure 2 details the timing relationships among the different clock pulses.





recommended operating conditions at $T_A = 25$ °C

	The second secon	MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	15	16	20	V
VREF	Amplifier reference voltage	6	7	8	V
V _{IH} (X)	Transfer clock high-level input voltage	1	2	3	V
V _{IL(X)}	Transfer clock low-level input voltage	-17¶	-16	-15	V
V _{IH(T)}	Transport clock high-level input voltage	1	2	3	V
V _{IL(T)}	Transport clock low-level input voltage	-17¶	-16	-15	V
V _{IH(R)}	Reset clock high-level input voltage	1 10 11	2	3	V
V _{IL(R)}	Reset clock low-level input voltage	-17¶	-16	-15	V
VIH(WR)	White reference clock high-level input voltage	15	16	20	V
VIL(WR)	White reference clock low-level input voltage	6	7	8	V
fRCK	Reset clock frequency (output data rate)		2	10	MHz

The algebraic convention, where the most negative limit is designated as minimum, is used in this data sheet for clock voltage levels only.

electrical characteristics at $25\,^{\circ}$ C free-air temperature, f_{RCK} = 0.5 MHz, t_{exp} = 10 ms, tungsten light source operating at color temperature of 2854 Kwith 2.0-mm-thick Fish-Schurman HA-11 IR-absorbing filter, and all operating voltages at nominal recommended values.

	PARAMETER	MIN	TYP	MAX	UNIT	
	Average		0.5	10		
Dark-signal amplitude	Low frequency component		0.5	5	mV	
Dark-signal amplitude	Nonuniformity relative to average of adjacent pixels		lead and	20	mv	
Sensitivity	THE PARTY WATER TO A TAKEN TO SERVE THE PARTY OF THE PART	2	3.5	5	V/(µJ/cm ²	
	Peak-to-peak		50	100	B SIETS	
Output amplitude variation (PRNU)‡	Adjacent pixels from alternate registers (imbalance)		10		mV	
Peak-to-peak noise			1	Marie III	mV	
quivalent exposure § of peak-to-peak noise			0.35		nJ/cm ²	
Saturation exposure§			350		nJ/cm ²	
Saturation output amplitude		700	1000	1400	mV	
Dynamic range relative to	rnamic range relative to peak-to-peak noise		1000:1	mundado	entinadi	
Charge transfer efficiency			0.99999			
White reference amplitude		500	700	mist tell	mV	
End-of-scan amplitude		300	500	Her reflers	mV	
Output offset (dc) voltage		CALLERY OF THE SECOND	10	piacle aste	V	
Output impedance			egulley (21)	don't sind	kΩ	
WYEL-	Transfer gate		45	Jel Albaia	Delega.	
Resistance to VSS	Transport gate	- voltage	45	entrolet a	kΩ	
#E1-01210 12 H	Reset gate	200-12-6-60	45	modfint og	note	
	Transfer gate		26	Soft print	require.	
Capacitance to VSS	Transport gate		57		pF	
	Reset gate		7			
IREF	Amplifier reference current		3		nA	
IDD	Supply current		6.3	9.4	mA	
Power dissipation			100	113.75	mW	

[†]Dynamic range = saturation output amplitude/standard deviation peak-to-peak noise.



[‡]Measured at 700 mV output amplitude with an f/2.8 lens.

[§]Exposure = intensity x time

timing requirements

		MIN	NOM	MAX	UNIT
^t THXH	Time delay from the transport clock rising edge to the transfer clock rising edge	0	Name of B	100	ns
^t THWL	Time delay from the transport clock rising edge to the white reference clock falling edge	0		100	ns
^t THRH	Time delay from the transport clock rising edge to the reset clock rising edge	0	1 140		ns
tw(RH)	Pulse duration of the high state for the reset clock	40			ns
[†] TLXL	Time delay from the transport clock falling edge to the transfer clock falling edge	50			ns
^t TLWH	Time delay from the transport clock falling edge to the white reference clock rising edge	0	3.5	100	ns
^t XLTH	Time delay from the transfer clock falling edge to the rising edge of the next transport clock pulse	50	101		ns
tr	rise time (all clocks)	15		TO THE	ns
tf	fall time (all clocks)	5			ns






FIGURE 2 - DEVICE TIMING REQUIREMENTS



[†]This counter chain counts transport clock periods to generate the exposure time interval. The data rate is twice the count rate.


FIGURE 3 - DRIVER CIRCUIT FOR TESTING LINE IMAGE SENSOR

 $^{^{\}ddagger}V_{CC}$ and V_{EE} are the voltages that will produce the desired values of V_{IH} and V_{IL} , respectively, at the RCK, XCK, and TCK inputs



TYPICAL CHARACTERISTICS

(In the circuit of Figure 3 with TA = 25° C, f_{RCK} = 0.5 MHz, t_{exp} = 10 ms, and all operating voltages at nominal recommended values, unless otherwise noted)







FIGURE 5

FIGURE 6



TYPICAL CHARACTERISTICS

(In the circuit of Figure 3 with $T_A = 25^{\circ}C$, $f_{RCK} = 0.5$ MHz, $t_{exp} = 10$ ms, and all operating voltages at nominal recommended values, unless otherwise noted)






FIGURE 8





FIGURE 9







FIGURE 10







MECHANICAL DATA

NOTES: 1. All dimensions are in millimeters and parenthetically in inches.

 The distance between the top surface of the window and the surface of the sensor is nominally 0,89 (0,035). This is determined by observing the vertical motion of a microscope focused first at one plane, then at the other.





2-16

2

CCD Image Sensors/Support Functions

D2664, DECEMBER 1983-REVISED JULY 1989

CERAMIC DUAL-IN-LINE PACKAGE 128 x 1 Sensor Element Organization (TOP VIEW) Virtual-Phase N-Channel Silicon MOS Technology **High Quantum Efficiency** 10 VSS VREE **Enhanced Blue Response** 9 OS VSS **Output Signal Approximately 1 Volt** Peak-to-Peak VDD 8 3 EOS Dynamic Range Relative to Peak-to-Peak Noise Typically 1000:1 TCK RCK **End-of-Scan Signal** Internal Black and White References WRCK 5 XCK Simple and Stable Operation Same as TC102 Except for "White Reference Amplitude" and "End-of-Scan

description

The TC102-1, a 128-element CCD line image sensor, functions in high-resolution image scanning applications such as document reading and optical character recognition. The TC102-1 incorporates virtual-phase MOS technology, which provides simplified operation and high reliability.




Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Avoid shorting either OS or EOS to VSS during operation to prevent damage to the output amplifiers.

virtual phase technology

Amplitude" Specifications

This patented design results in simplified clocking circuits, reduced noise, and greater light sensitivity. Virtual-phase technology utilizes a junction-gate region at the substrate dc potential. This accomplishes the same gating and transport function as a separate gate electrode requiring multiple layers and multiple process steps common in other device designs. The resulting simplicity of process and ease of operation will increase performance and reliability for the user.





W = WHITE REFERENCE INPUT DIODE

B = BLACK REFERENCE ELEMENT

I = ISOLATION ELEMENT

N = 128 SENSOR ELEMENTS

PIN FUNCTIONAL DESCRIPTION

PIN NUMBER	SIGNATURE	NAME	DESCRIPTION
1	VREF	Reference Voltage	Bias input for the output amplifiers.
2	os	Output Signal	Video output from a cascaded source-follower MOS amplifier.
3	V _{DD}	Supply Voltage	Output amplifier supply voltage.
4	TCK	Transport Clock	Drives the CCD transport registers.
5	WRCK	White Reference Clock	Injects a controlled charge into the white reference CCD shift register elements to become white-reference and end-of-scan pulses.
6	хск	Transfer Clock	Controls the transfer of charge packets from sensor elements to shift registers. The interval between pulses of the transfer clock determines the exposure time.
7	RCK	Reset Clock	Controls recharging of the charge-detection diodes in the output amplifiers, and clocks the output shift registers where the odd and even signals have been merged.
8	EOS	End-of-Scan Pulse	Indicates that all charge packets have been shifted out of the transport registers.
9, 10	Vss	Substrate	All vultages are referenced to the substrate.

functional description

image sensor elements

The line of sensor elements (also called photosites or pixels) consists of 128 photo-sensitive areas, 12.7 micrometers (0.5 milliinches) square and approximately 12.7 micrometers from center to center. Image photons create electron-hole pairs in the single-crystal silicon. The electrons are collected in the sensor elements and the holes are swept into the substrate. The amount of charge accumulated in each element is a linear function of the incident light and the exposure time. The output signal charge will vary in an analog manner from a thermally generated noise background at zero illumination to a maximum at saturation under bright illumination.

transfer gate

This structure is adjacent to the line of image sensor elements. The charge packets accumulated in the image sensor elements are transferred into the transfer gate storage well when the transfer gate voltage goes high. When the transfer gate voltage goes low, the charge is transferred into the CCD transport shift registers. The transfer gate also controls the exposure time for the sensor elements and permits charges to enter the end-of-scan (EOS) shift registers to create the end-of-scan waveform. In addition, the transfer gate permits entry of charge packets to the transport CCD shift register to create the white reference signals.

shift registers

There are two CCD transport registers, one on each side of the line of image sensor elements and outside of the transfer gate. Alternate charge packets are transferred to the CCD transport shift registers and moved serially to the output amplifier. The phase relationship of the reset clock and the transport clock and the geometric layout of the paths provide for alternate delivery of charge packets to re-establish the original sequence of the linear image data. The two outer buffer CCD shift registers protect the signal charges in the inner transport CCD shift registers from peripherally generated dark current noise.

black and white reference elements

Four additional sensor elements at each end of the sensor element array (labelled "B" in the block diagram) are covered by opaque metallization. They provide a black (no illumination) signal reference that is delivered at each end of the linear image output signal. Also included on the transport CCD shift register, at the opposite end from the amplifier, is an input diode that provides two white reference pulses in the output signal. The reference pulses are useful as inputs to external dc restoration and/or automatic exposure control circuitry.

output signal amplifier

The charge packets are transported to a precharge diode whose potential changes linearly in response to the amount of the signal charge delivered. This potential is applied to the input gate of an N-channel MOS double-source-follower amplifier to produce an output signal (OS). A reset transistor, driven by the reset clock (RCK), recharges the charge-detector-diode capacitance before the arrival of each new signal charge packet from the CCD shift registers. A reference voltage (VREF) is applied to the drain of the reset transistor and acts to bias the OS and EOS amplifiers. A current sink is used as an on-chip load for the amplifier output. No external current sink is needed. The output signal is a series of negative-going pulses on a dc level.



resolution

The modulation transfer function decreases at longer wavelengths (see Figures 7 and 8). If optimum resolution is required with a light source that has a significant infrared component, then the designer must use appropriate filters to restrict the optical pass band to shorter wavelengths.

end-of-scan amplifier

The EOS amplifier is similar to the OS amplifier. XCK transfers charge from the input diode into the EOS register where it is transported at the TCK clock frequency to the EOS amplifier. This EOS pulse is coincident with the first of the two white reference pulses that pass through the odd and even transport CCDs, respectively. The EOS output can be used to alert the external circuitry that the linear image data readout has been completed.

clocks

The transfer clock (XCK) pulse controls the exposure time of the sensor elements. The minimum exposure time is the time required to shift the entire contents of the transport registers to the output signal amplifier and equals 161 multiplied by the RCK period. The maximum exposure time is determined by the tolerable level of dark signal.

The transport clock (TCK) transports the linear image signal charge from the sensor element region to the output amplifier.


The reset clock (RCK) operates at twice the transport clock frequency so as to recombine the signal charge in the original sequence and present the charge to the output amplifier. The data rate is equal to the reset clock frequency.

The white reference clock (WRCK) runs at the transfer clock frequency and generates the white reference and the endof-scan pulses. These pulses can be eliminated by connecting WRCK to VDD. Transients on WRCK going below zero volts will cause charge injection resulting in an increase in apparent dark signal.

Figure 3 presents a suggested circuit for generating the clock waveforms. The RCK clock generator runs continuously. A binary divider halves the frequency to create TCK. After all signal charges have been transported to the output amplifier, TCK continues to run to keep thermally generated charges from accumulating in the transport registers.

The XCK and WRCK clock frequencies are submultiples of the TCK frequency. Figure 2 details the timing relationships among the different clock pulses.





Output Signal (OS) pulse identification:

I = Isolation pixel

IP = Image pixel

B = Black reference pixel

W = White reference pixel

X = Empty pixel

FIGURE 1 - OPERATING INPUT AND OUTPUT VOLTAGE WAVEFORMS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

Amplifier drain voltage (Vpp)
Amplifier reference voltage (VREF)0.3 V to 30 V
Transfer clock (XCK) voltage25 V to 5 V
Transport clock (TCK) voltage 25 V to 5 V
Reset clock (RCK) voltage
White reference clock (WRCK) voltage
Storage temperature
Operating free-air temperature

NOTE 1: Voltage values are with respect to VSS.

recommended operating conditions at TA = 25 °C

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	15	16	20	V
VREF	Amplifier reference voltage	6	7	8	V
VIH(X)	Transfer clock high-level input voltage	1	2	3	V
V _{IL} (X)	Transfer clock low-level input voltage	-17¶	-16	-15	V
VIH(T)	Transport clock high-level input voltage	1	2	3	V
V _{IL(T)}	Transport clock low-level input voltage	-179	-16	-15	V
VIH(R)	Reset clock high-level input voltage	1	2	3	V
V _{IL(R)}	Reset clock low-level input voltage	-179	-16	-15	V
VIH(WR)	White reference clock high-level input voltage	15	16	20	V
VIL(WR)	White reference clock low-level input voltage	6	7	8	V
fRCK	Reset clock frequency (output data rate)		2	10	MHz

The algebraic convention, where the most negative limit is designated as minimum, is used in this data sheet for clock voltage levels only.

electrical characteristics at $25\,^{\circ}\text{C}$ free-air temperature, $f_{RCK} = 0.5$ MHz, $t_{exp} = 10$ ms, tungsten light source operating at color temperature of 2854 K with 2.0-mm-thick Fish-Schurman HA-11 IR-absorbing filter, and all operating voltages at nominal recommended values.

	PARAMETER	MIN	TYP	MAX	UNIT
	Average		0.5	10	11 7 2
	Low frequency component		0.5	5	
Dark-signal amplitude	Nonuniformity relative to average of adjacent pixels	ARSNO -	r saubia ¹	20	mV
Sensitivity		2	3.5	5	V/(µJ/cm ²
Output amplitude	Peak-to-peak		50	100	SET PT
variation (PRNU)‡	Adjacent pixels from alternate registers (imbalance)	initaresco	10	munican	mV
Peak-to-peak noise			1		mV
Equivalent exposure § of pe	uivalent exposure§ of peak-to-peak noise		0.35	v reisith teil	nJ/cm ²
Saturation exposure §		- / / (43)	350	nesella tell	nJ/cm ²
Saturation output amplitude		700	1000	1400	mV
Dynamic range relative to	Dynamic range relative to peak-to-peak noise [†]		1000:1	NOTE CHOCK	BITTEN Y
Charge transfer efficiency		1000000	0.99999	CHICK THUS	TOPOH
White reference amplitude		. speriov	500	Nonstella)	mV
End-of-scan amplitude			300	ENDOLLINE SE	mV
Output offset (dc) voltage		a service	10	e-earl one	V
Output impedance			1		kΩ
	Transfer gate		45		
Resistance to VSS	Transport gate		45		kΩ
	Reset gate		45		
	Transfer gate		26		TOT BAR
Capacitance to VSS	Transport gate		57		pF
	Reset gate		7		
IREF	Amplifier reference current		3		nA
IDD	Supply current		6.3	9.4	mA
Power dissipation			100		mW

[†]Dynamic range = saturation output amplitude/standard deviation peak-to-peak noise.



[‡]Measured at 700 mV output amplitude with an f/2.8 lens.

[§]Exposure = intensity x time

timing requirements

		MIN	NOM	MAX	UNIT
^t THXH	Time delay from the transport clock rising edge to the transfer clock rising edge	0		100	ns
^t THWL	Time delay from the transport clock rising edge to the white reference clock falling edge	0		100	ns
^t THRH	Time delay from the transport clock rising edge to the reset clock rising edge	0	6 Mg		ns
tw(RH)	Pulse duration of the high state for the reset clock	40	To long		ns
^t TLXL	Time delay from the transport clock falling edge to the transfer clock falling edge	50			ns
^t TLWH	Time delay from the transport clock falling edge to the white reference clock rising edge	0	3 8	100	ns
^t XLTH	Time delay from the transfer clock falling edge to the rising edge of the next transport clock pulse	50	L.		ns
tr	rise time (all clocks)	15			ns
tf	fall time (all clocks)	5			ns





FIGURE 2 - DEVICE TIMING REQUIREMENTS






[†]This counter chain counts transport clock periods to generate the exposure time interval. The data rate is twice the count rate.


FIGURE 3 - DRIVER CIRCUIT FOR TESTING LINE IMAGE SENSOR

 $^{^{\}ddagger}V_{CC}$ and V_{EE} are the voltages that will produce the desired values of V_{IH} and V_{IL} , respectively, at the RCK, XCK, and TCK inputs



TYPICAL CHARACTERISTICS

(In the circuit of Figure 3 with $T_A = 25^{\circ}C$, $f_{RCK} = 0.5$ MHz, $t_{exp} = 10$ ms, and all operating voltages at nominal recommended values, unless otherwise noted)








FIGURE 5

FIGURE 6

TYPICAL CHARACTERISTICS

(In the circuit of Figure 3 with $T_A = 25^{\circ}$ C, $f_{RCK} = 0.5$ MHz, $t_{exp} = 10$ ms, and all operating voltages at nominal recommended values, unless otherwise noted)








FIGURE 9





FIGURE 10


MECHANICAL DATA




NOTE: The distance between the top surface of the window and the surface of the sensor is nominally 0,89 (0.035). This is determined by observing the vertical motion of a microscope focused first at one plane, then at the other.

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICLALY IN INCHES


CCD Image Sensors/Support Functions



- 2048 x 1 Sensor Element Organization
- Virtual-Phase N-Channel Silicon MOS Technology
- High Quantum Efficiency
- Enhanced Blue Response
- Output Signal Approximately
 1.0 Volt Peak-to-Peak
- Dynamic Range Relative to
 Peak-to-Peak Noise Typically 1000:1
- End-of-Scan Signal
- Internal Black and White References
- Simple and Stable Operation
- OPTIONAL FEATURE:
 Internal Reference Voltage



TC103 . . . DUAL-IN-LINE PACKAGE (TOP VIEW)



NC - No internal connection

description

The TC103, a 2048-element CCD line image sensor, functions in high-resolution image scanning applications such as facsimile and optical character recognition. The TC103 incorporates virtual-phase MOS technology, which provides simplified operation and high reliability. The 2048 sensor elements provide 8 points-per-millimeter resolution across 256 millimeters.


This device is supplied in a 24-pin dual-in-line ceramic side-braze package designed for insertion in mounting-hole rows on 15,2-mm (0,600-inch) centers. The glass window may be cleaned by wiping with a cotton swab soaked in alcohol.



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Avoid shorting either OS or EOS to VSS during operation to prevent damage to the amplifiers.

virtual phase technology

This patented design results in simplified clocking circuits, reduced noise, and greater light sensitivity. The virtual phase utilizes a junction-gate region at the substrate dc potential. This accomplishes the same gating and transport function as a separate gate electrode requiring multiple layers and multiple process steps common in other device designs. The resulting simplicity of process and ease of operation will increase performance and reliability for the user.



W = WHITE REFERENCE INPUT DIODE
B = BLACK REFERENCE ELEMENT

I = ISOLATION ELEMENT

N = 2048 SENSOR ELEMENTS

PIN FUNCTIONAL DESCRIPTION

PIN NUMBER	SIGNATURE	NAME	DESCRIPTION
1	VREF	Reference Voltage	Bias input for the output amplifiers and internal reference.
2	os	Output Signal	Video output from a cascaded source-follower MOS amplifier.
3	V _{DD}	Supply Voltage	Output amplifier supply voltage.
4, 10, 15, 23, 24	Vss	Substrate	All voltages are referenced to the substrate.
5	INT REF	Internal Reference	Potential derived internally for operational reference voltage.
6, 7, 8, 9, 16 17, 18, 19, 20	NC NC	okoge designed for I	No internal connection.
11, 14	TCK	Transport Clock	Drives the CCD transport registers.
12	WRCK	White Reference Clock	Injects a controlled charge into the white reference CCD shift register elements to become white-reference and end-of-scan pulses.
13	хск	Transfer Clock	Controls the transfer of charge packets from sensor elements to shift registers. The interval between pulses of the transfer clock determines the exposure time.
21	RCK	Reset Clock	Controls recharging of the charge-detection diodes in the output amplifiers, and clocks the output shift registers where the odd and even signals have been merged.
22	EOS	End-of-Scan Pulse	Indicates that all charge packets have been shifted out of the transport registers.

functional description

image sensor elements

The line of sensor elements (also called photosites or pixels) consists of 2048 photo-sensitive areas, 12,7 micrometers (0.5 milliinches) square and approximately 12,7 micrometers from center to center. Image photons create electron/hole pairs in the single-crystal silicon. The electrons are collected in the sensor elements, and the holes are swept into the substrate. The amount of charge accumulated in each element is a linear function of the incident light and the exposure time. The output signal charge will vary in an analog manner from a thermally generated noise background at zero illumination to a maximum at saturation under bright illumination.

transfer gate

This structure is adjacent to the line of image sensor elements. The charge packets accumulated in the image sensor elements are transferred into the transfer gate storage well when the transfer gate voltage goes high. When the transfer gate voltage goes low, the charge is transferred into the CCD transport shift registers. The transfer gate also controls the exposure time for the sensor elements and permits charges to enter the end-of-scan (EOS) shift registers to create the end-of-scan waveform. In addition, the transfer gate permits entry of charge packets to the transport CCD shift register to create the white reference signals.

shift registers

There are two CCD transport registers, one on each side of the line of image sensor elements and outside of the transfer gate. Alternate charge packets are transferred to the CCD transport shift registers and moved serially to the output amplifier. The phase relationship of the reset clock and the transport clock and the geometric layout of the paths provide for alternate delivery of charge packets to re-establish the original sequence of the linear image data. The two outer buffer CCD shift registers protect the signal charges in the inner transport CCD shift registers from peripherally generated dark current noise.

black and white reference elements

Four additional sensor elements at each end of the sensor element array (labelled "B" in the block diagram) are covered by opaque metallization. They provide a black (no illumination) signal reference that is delivered at each end of the linear image output signal. Also included on the transport CCD shift register, at the opposite end from the amplifier, is an input diode that provides two white reference pulses in the output signal. The reference pulses are useful as inputs to external dc restoration and/or automatic exposure control circuitry. The white reference pulse amplitude is approximately 70% of the maximum output signal amplitude.

output signal amplifier

The charge packets are transported to a precharge diode whose potential changes linearly in response to the amount of the signal charge delivered. This potential is applied to the input gate of an N-channel MOS double-source-follower amplifier to produce an output signal (OS). A reset transistor, driven by the reset clock (RCK), recharges the charge-detector-diode capacitance before the arrival of each new signal charge packet from the CCD shift registers. Reference voltage (V_{REF}) is applied to the drain of the reset transistor and acts to bias the OS and EOS amplifiers. A current sink is used as an on-chip load for the amplifier output, so no external current sink is needed. The output signal on pin 2 is a series of negative-going pulses on a dc level.

internal reference voltage

An internal reference voltage (INT REF) is available on the chip to provide the V_{REF} voltage. The required connections appear in Figure 3. If the internal reference voltage is not used, an external voltage is connected directly to pin 1. Pin 5 is then left unconnected.



resolution

The modulation transfer function decreases at longer wavelengths. (See Figures 7 and 8.) If optimum resolution is required with a light source that has a significant infrared component, then the designer must use appropriate filters to restrict the optical pass band to shorter wavelengths.

end-of-scan amplifier

The EOS amplifier is similar to the OS amplifier. XCK transfers charge from the input diode into the EOS register where it is transported at the TCK clock frequency to the EOS amplifier. This EOS pulse is coincident with the first of the two white reference pulses that pass through the odd and even transport CCDs, respectively. The EOS output can be used to alert the external circuitry that the linear image data readout has been completed.

clocks

The transfer clock (XCK) pulse controls the exposure time of the sensor elements. The minimum exposure time is the time required to shift the entire contents of the transport registers to the output signal amplifier and equals 2081 multiplied by the RCK period. The maximum exposure time is determined by the tolerable level of dark signal.

The transport clock (TCK) transports the linear image signal charge from the sensor element region to the output amplifier.


The reset clock (RCK) operates at twice the transport clock frequency so as to recombine the signal charge in the original sequence and present the charge to the output amplifier. The data rate is equal to the reset clock frequency.

The white reference clock (WRCK) runs at the transfer clock frequency and generates the white reference and the end-of-scan pulses. These pulses can be eliminated by connecting WRCK to Vpp. Transients on WRCK going below zero volts will cause charge injection resulting in an increase in apparent dark signal.

Figure 3 presents a suggested circuit for generating the clock waveforms. The RCK clock generator runs continuously. A binary divider halves the frequency to create TCK. After all signal charges have been transported to the output amplifier, TCK continues to run to keep thermally generated charges from accumulating in the transport registers.

The XCK and WRCK clock frequencies are submultiples of the TCK frequency. Figure 2 details the timing relationships among the different clock pulses.

CCD Image Sensors/Support Functions



absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

Amplifier drain voltage (VDD1)	-0.3 V to 30 V
Transfer clock (XCK) voltage	25 V to 5 V
Transport clock (TCK) voltage	25 V to 5 V
Reset clock (RCK) voltage	25 V to 5 V
White reference clock (WRCK) voltage	-0.3 V to 30 V
Storage temperature	-25°C to 125°C
Operating free-air temperature	-25°C to 70°C

recommended operating conditions at TA = 25 °C (see Note 1)

	MIN	NOM	MAX	UNIT
Amplifier supply voltage	13	14	15	V
Transfer clock high-level input voltage	3	4	5	V
Transfer clock low-level input voltage	-15†	- 14	-13	V
Transport clock high-level input voltage	3	4	5	V
Transport clock low-level input voltage	-15†	-14	-13	V
Reset clock high-level input voltage	3	4	5	V
Reset clock low-level input voltage	-15†	-14	-13	V
White reference clock high-level input voltage	13	14	15	V
White reference clock low-level input voltage	6	7	8	V
Reset clock frequency (output data rate)			10	MHz
	Transfer clock high-level input voltage Transfer clock low-level input voltage Transport clock high-level input voltage Transport clock low-level input voltage Reset clock high-level input voltage Reset clock low-level input voltage White reference clock high-level input voltage White reference clock low-level input voltage	Amplifier supply voltage 13 Transfer clock high-level input voltage 3 Transfer clock low-level input voltage -15† Transport clock high-level input voltage 3 Transport clock low-level input voltage -15† Reset clock high-level input voltage 3 Reset clock low-level input voltage -15† White reference clock high-level input voltage 13 White reference clock low-level input voltage 13	Amplifier supply voltage 13 14 Transfer clock high-level input voltage 3 4 Transfer clock low-level input voltage -15t -14 Transport clock high-level input voltage 3 4 Transport clock low-level input voltage -15t -14 Reset clock high-level input voltage 3 4 Reset clock low-level input voltage -15t -14 White reference clock high-level input voltage 13 14 White reference clock low-level input voltage 6 7	Amplifier supply voltage 13 14 15 Transfer clock high-level input voltage 3 4 5 Transfer clock low-level input voltage -15† -14 -13 Transport clock high-level input voltage 3 4 5 Transport clock low-level input voltage -15† -14 -13 Reset clock high-level input voltage 3 4 5 Reset clock low-level input voltage -15† -14 -13 White reference clock high-level input voltage 13 14 15 White reference clock low-level input voltage 6 7 8

[†]The algebraic convention, where the most negative limit is designated as minimum, is used in this data sheet for clock voltage levels only. NOTE 1: Voltage values are with respect to V_{SS}.

electrical characteristics at 25 °C free-air temperature

	PARAMETER	MIN	TYP	MAX	UNIT	
	Average		0.5	10	mV	
Deals sinced and the de	Low frequency component		0.5	5	10 70	
Dark-signal amplitude	Nonuniformity relative to average of adjacent pixels		1.0	20	mV	
Sensitivity	and the same area and the same area	2	3.5	5	V/(µJ/cm ²	
0.4.4	Peak-to-peak		50	100	Jan 1 Pro	
Output amplitude variation (PRNU) [‡]	Adjacent pixels from alternate registers (imbalance)	n n - n n n	10	Ardelejaja	mV	
Peak-to-peak noise		Sled Los Day Person	1		mV	
Equivalent exposure § of pe	eak-to-peak noise	1991	0.35		nJ/cm ²	
Saturation exposure §	mail purpose the section of the section of	A SHOW THE PROPERTY.	350	All Burgar	nJ/cm ²	
Saturation output amplitud	e	700	1000	1400	mV	
Dynamic range relative to p	peak-to-peak noise†	500:1	1000:1		1	
Charge transfer efficiency	eater and V at RW to Research at 1981 or Europe each	pomi w ST Jacob keins	0.99999	sabi-arrise Usa	Barral B toget	
White reference amplitude		500	700		mV .	
End-of-scan amplitude		300	500	War In	mV	
Output offset (dc) voltage			7	and the same of the same	V	
Output impedance			1		kΩ	
	Transfer gate		150			
Resistance to VSS	Transport gate		500		kΩ	
	Reset gate		500	ZI Janes	T THE	
Amplifier reference voltage	, V _{REF}		7	Lateral a Fac	V	
A STATE OF THE STATE OF	Transfer gate		250			
Capacitance to VSS	Transport gate		600	Charles and Aller	pF	
Y Ulliand V Salife Salife	Reset gate		16			
Amplifier supply current			8	12	mA	
Total power dissipation			110		mW	

[†]Dynamic range = saturation output amplitude/standard deviation peak-to-peak noise.

[‡]Measured at 700 mV output amplitude with an f/2.8 lens.

^{**}Exposure = intensity x time

**Exposure = intensity x time

**Test conditions are f_{RCK} = 0.5 MHz, t_{exp} = 10 ms, tungsten light source operating at color temperature of 2854 K with 2.0-mm-thick Fish-Schurman HA-11 IR-absorbing filter, and all operating voltages at nominal recommended values using the internal reference voltage.

timing requirements

		MIN	NOM MAX	UNITS
tTHXH	Time delay from the transport clock rising edge to the transfer clock rising edge.	0	50	ns
^t THWL	Time delay from the transport clock rising edge to the white reference clock falling edge.	0	50	ns
^t THRH	Time delay from the transport clock rising edge to the reset clock rising edge.	0		ns
tw(RH)	Pulse duration of the high state for the reset clock.	40		ns
[†] TLXL	Time delay from the transport clock falling edge to the transfer clock falling edge.	50		ns
^t TLWH	Time delay from the transport clock falling edge to the white reference clock rising edge.	0	50	ns
^t XLTH	Time delay from the transfer clock falling edge to the rising edge of the next transport clock pulse.	50		ns
t _r	rise time (all clocks)	15		ns
tf	fall time (all clocks)	5		ns




FIGURE 2-DEVICE TIMING REQUIREMENTS







FIGURE 3-DRIVER CIRCUIT FOR TESTING IMAGE SENSOR



TYPICAL CHARACTERISTICS

(In the circuit of Figure 3 with $T_A = 25$ °C, $f_{RCK} = 0.5$ MHz, $t_{exp} = 10$ ms, and all operating voltages at nominal recommended values, unless otherwise noted)






TEXAS INSTRUMENTS

TYPICAL CHARACTERISTICS

(In the circuit of Figure 3 with $T_A = 25$ °C, $f_{RCK} = 0.5$ MHz, $t_{exp} = 10$ ms, and all operating voltages at nominal recommended values, unless otherwise noted)



MODULATION TRANSFER FUNCTION




FIGURE 7

AVERAGE AND LOW FREQUENCY DARK SIGNAL






FIGURE 8


OUTPUT SIGNAL VOLTAGE RELATIVE TO SATURATED OUTPUT VOLTAGE






MECHANICAL DATA






ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES.

NOTE 1: The distance between the top surface of the window and the surface of the sensor is nominally 0,89 (0.035). This is determined by observing the vertical motion of a microscope focused first at one plane, then at the other.





- 2048 x 1 Sensor Element Organization
 Virtual-Phase N-Channel Silicon MOS
- Technology
- High Quantum Efficiency
- Enhanced Blue Response
- Output Signal Approximately 1.0 Volt Peak-to-Peak
- Dynamic Range Relative to Peak-to-Peak Noise Typically 1000:1
- End-of-Scan Signal
- Internal Black and White References
- Simple and Stable Operation
- OPTIONAL FEATURE:
 Internal Reference Voltage
- Same as TC103 Except for "White Reference Amplitude" and "End-of-Scan Amplitude" Specifications



NC - No internal connection

description

The TC103-1, a 2048-element CCD line image sensor, functions in high-resolution image scanning applications such as facsimile and optical character recognition. The TC103-1 incorporates virtual-phase MOS technology, which provides simplified operation and high reliability. The 2048 sensor elements provide a 8-points-per-inch resolution across 256 millimeters.

This device is supplied in a 24-pin dual-in-line ceramic side-braze package designed for insertion in mounting-hole rows on 15,2-mm (0,600-inch) centers. The glass window may be cleaned by wiping with a cotton swab soaked in alcohol.




Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Avoid shorting either OS or EOS to VSS during operation to prevent damage to the amplifiers.

virtual phase technology

This patented design results in simplified clocking circuits, reduced noise, and greater light sensitivity. The virtual phase utilizes a junction-gate region at the substrate dc potential. This accomplishes the same gating and transport function as a separate gate electrode requiring multiple layers and multiple process steps common in other device designs. The resulting simplicity of process and ease of operation will increase performance and reliability for the user.





- W = WHITE REFERENCE INPUT DIODE
- B = BLACK REFERENCE ELEMENT
- I = ISOLATION ELEMENT
- N = 2048 SENSOR ELEMENTS

PIN FUNCTIONAL DESCRIPTION

PIN NUMBER	SIGNATURE	NAME	DESCRIPTION
nelocus 1, tue tres	VREF	Reference Voltage	Bias input for the output amplifiers and internal reference.
2	os	Output Signal	Video output from a cascaded source-follower MOS amplifier.
3	V _{DD}	Supply Voltage	Output amplifier supply voltage.
4, 10, 15, 23, 24	Vss	Substrate	All voltages are referenced to the substrate.
5	INT REF	Internal Reference	Potential derived internally for operational reference voltage.
6, 7, 8, 9, 16 17, 18, 19, 20	NC	attiture from enion h	No internal connection.
11, 14	TCK	Transport Clock	Drives the CCD transport registers.
12	WRCK	White Reference Clock	Injects a controlled charge into the white reference CCD shift register elements to become white-reference and end-of-scan pulses.
13	хск	Transfer Clock	Controls the transfer of charge packets from sensor elements to shift registers. The interval between pulses of the transfer clock determines the exposure time.
21	RCK	Reset Clock	Controls recharging of the charge-detection diodes in the output amplifiers, and clocks the output shift registers where the odd and even signals have been merged.
22	EOS	End-of-Scan Pulse	Indicates that all charge packets have been shifted out of the transport registers.

functional description

image sensor elements

The line of sensor elements (also called photosites or pixels) consists of 2048 photo-sensitive areas, 12,7 micrometers (0.5 milliinches) square and approximately 12,7 micrometers from center to center. Image photons create electron/hole pairs in the single-crystal silicon. The electrons are collected in the sensor elements, and the holes are swept into the substrate. The amount of charge accumulated in each element is a linear function of the incident light and the exposure time. The output signal charge will vary in an analog manner from a thermally generated noise background at zero illumination to a maximum at saturation under bright illumination.

transfer gate

This structure is adjacent to the line of image sensor elements. The charge packets accumulated in the image sensor elements are transferred into the transfer gate storage well when the transfer gate voltage goes high. When the transfer gate voltage goes low, the charge is transferred into the CCD transport shift registers. The transfer gate also controls the exposure time for the sensor elements and permits charges to enter the end-of-scan (EOS) shift registers to create the end-of-scan waveform. In addition, the transfer gate permits entry of charge packets to the transport CCD shift register to create the white reference signals.

shift registers

There are two CCD transport registers, one on each side of the line of image sensor elements and outside of the transfer gate. Alternate charge packets are transferred to the CCD transport shift registers and moved serially to the output amplifier. The phase relationship of the reset clock and the transport clock and the geometric layout of the paths provide for alternate delivery of charge packets to re-establish the original sequence of the linear image data. The two outer buffer CCD shift registers protect the signal charges in the inner transport CCD shift registers from peripherally generated dark current noise.

black and white reference elements

Four additional sensor elements at each end of the sensor element array (labelled "B" in the block diagram) are covered by opaque metallization. They provide a black (no illumination) signal reference that is delivered at each end of the linear image output signal. Also included on the transport CCD shift register, at the opposite end from the amplifier, is an input diode that provides two white reference pulses in the output signal. The reference pulses are useful as inputs to external dc restoration and/or automatic exposure control circuitry.

output signal amplifier

The charge packets are transported to a precharge diode whose potential changes linearly in response to the amount of the signal charge delivered. This potential is applied to the input gate of an N-channel MOS double-source-follower amplifier to produce an output signal (OS). A reset transistor, driven by the reset clock (RCK), recharges the charge-detector-diode capacitance before the arrival of each new signal charge packet from the CCD shift registers. Reference voltage (V_{REF}) is applied to the drain of the reset transistor and acts to bias the OS and EOS amplifiers. A current sink is used as an on-chip load for the amplifier output, so no external current sink is needed. The output signal on pin 2 is a series of negative-going pulses on a dc level.

internal reference voltage

An internal reference voltage (INT REF) is available on the chip to provide the V_{REF} voltage. The required connections appear in Figure 3. If the internal reference voltage is not used, an external voltage is connected directly to pin 1. Pin 5 is then left unconnected.



resolution

The modulation transfer function decreases at longer wavelengths. (See Figures 7 and 8.) If optimum resolution is required with a light source that has a significant infrared component, then the designer must use appropriate filters to restrict the optical pass band to shorter wavelengths.

end-of-scan amplifier

The EOS amplifier is similar to the OS amplifier. XCK transfers charge from the input diode into the EOS register where it is transported at the TCK clock frequency to the EOS amplifier. This EOS pulse is coincident with the first of the two white reference pulses that pass through the odd and even transport CCDs, respectively. The EOS output can be used to alert the external circuitry that the linear image data readout has been completed.

clocks

The transfer clock (XCK) pulse controls the exposure time of the sensor elements. The minimum exposure time is the time required to shift the entire contents of the transport registers to the output signal amplifier and equals 2081 multiplied by the RCK period. The maximum exposure time is determined by the tolerable level of dark signal.

The transport clock (TCK) transports the linear image signal charge from the sensor element region to the output amplifier.

The reset clock (RCK) operates at twice the transport clock frequency so as to recombine the signal charge in the original sequence and present the charge to the output amplifier. The data rate is equal to the reset clock frequency.

The white reference clock (WRCK) runs at the transfer clock frequency and generates the white reference and the end-of-scan pulses. These pulses can be eliminated by connecting WRCK to V_{DD}. Transients on WRCK going below zero volts will cause charge injection resulting in an increase in apparent dark signal.

Figure 3 presents a suggested circuit for generating the clock waveforms. The RCK clock generator runs continuously. A binary divider halves the frequency to create TCK. After all signal charges have been transported to the output amplifier, TCK continues to run to keep thermally generated charges from accumulating in the transport registers.

The XCK and WRCK clock frequencies are submultiples of the TCK frequency. Figure 2 details the timing relationships among the different clock pulses.






FIGURE 1-OPFRATING INPUT AND OUTPUT VOLTAGE WAVEFORMS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

Amplifier drain voltage (Vpp4)		0.3 V to 30	0 1/
Transfer clock (XCK) voltage			5 V
Transport clock (TCK) voltage			5 V
Reset clock (RCK) voltage		25 V to !	5 V
White reference clock (WRCK) voltage	ge	0.3 V to 30	OV
Storage temperature		25 °C to 125	5°C
Operating free-air temperature		25°C to 70)°C

recommended operating conditions at TA = 25 °C (see Note 1)

		MIN	NOM	MAX	UNIT
VDD	Amplifier supply voltage	13	14	15	V
V _{IH(X)}	Transfer clock high-level input voltage	3	4	5	V
V _{IL(X)}	Transfer clock low-level input voltage	-15†	- 14	- 13	V
V _{IH(T)}	Transport clock high-level input voltage	3	4	5	V
V _{IL} (T)	Transport clock low-level input voltage	-15†	-14	- 13	V
V _{IH(R)}	Reset clock high-level input voltage	3	4	5	V
V _{IL(R)}	Reset clock low-level input voltage	-15†	-14	-13	V
VIH(WR)	White reference clock high-level input voltage	13	14	15	V
VIL(WR)	White reference clock low-level input voltage	6	7	8	V
fRCK	Reset clock frequency (output data rate)			10	MHz

†The algebraic convention, where the most negative limit is designated as minimum, is used in this data sheet for clock voltage levels only. NOTE 1: Voltage values are with respect to VSS.

electrical characteristics at 25 °C free-air temperature

PARAMETER			TYP	MAX	UNIT	
	Average	Fr.	0.5	10	mV	
	Low frequency component		0.5	5	- was	
Dark-signal amplitude	Nonuniformity relative to average of adjacent pixels	80 0000	1.0	20	mV	
Sensitivity	DUUDUUUUUUUUUU	2	3.5	5	V/(µJ/cm ²	
0	Peak-to-peak		50	100	1 100	
Output amplitude variation (PRNU) [‡]	Adjacent pixels from alternate registers (imbalance)		10		mV	
Peak-to-peak noise			1 1	# 0 07	mV	
Equivalent exposure § of peak	to-peak noise		0.35		nJ/cm ²	
Saturation exposure§			350		nJ/cm ²	
Saturation output amplitude		700	1000	1400	mV	
Dynamic range relative to pea	k-to-peak noise [†]	500:1	1000:1			
Charge transfer efficiency			0.99999			
White reference amplitude		Marie and Parties and State of the Parties of the P	500		mV	
End-of-scan amplitude	ut are dutput voltage waveforms	420 D41 (4 0 240 - 1	300		mV	
Output offset (dc) voltage			7		V	
Output impedance			1		kΩ	
	Transfer gate	manale manale	150	THE REAL PROPERTY.	E CALABORA	
Resistance to VSS	Transport gate		500		kΩ	
	Reset gate		500			
Amplifier reference voltage, V	REF	E-177 HE 18 1 1 1	7	W. Publica Last	V	
OR OF A CT	Transfer gate		250	ar ar pular re-	THE THE	
Capacitance to VSS	Transport gate		600		pF	
d of V dS - I - I - I	Reset gate		16	DALL PEDOLO	BBOM	
Amplifier supply current		AND A TORONTON OF	8	12	mA	
Total power dissipation		CONTRACTOR AND ADDRESS.	110	and care of	mW	

[†]Dynamic range = saturation output amplitude/standard deviation peak-to-peak noise.

[‡]Measured at 700 mV output amplitude with an f/2.8 lens.

Exposure = intensity x time

Test conditions are f_{RCK} = 0.5 MHz, t_{exp} = 10 ms, tungsten light source operating at color temperature of 2854 K with 2.0-mm-thick Fish-Schurman HA-11 IR-absorbing filter, and all operating voltages at nominal recommended values using the internal reference voltage.

timing requirements

		MIN	NOM MAX	UNITS
^t THXH	Time delay from the transport clock rising edge to the transfer clock rising edge.	0	50	ns
^t THWL	Time delay from the transport clock rising edge to the white reference clock falling edge.	0	50	ns
^t THRH	Time delay from the transport clock rising edge to the reset clock rising edge.	0		ns
t _w (RH)	Pulse duration of the high state for the reset clock.	40		ns
[†] TLXL	Time delay from the transport clock falling edge to the transfer clock falling edge.	50		ns
tTLWH	Time delay from the transport clock falling edge to the white reference clock rising edge.	0	50	ns
^t XLTH	Time delay from the transfer clock falling edge to the rising edge of the next transport clock pulse.	50		ns
t _r	rise time (all clocks)	15		ns
tf	fall time (all clocks)	5		ns





FIGURE 2-DEVICE TIMING REQUIREMENTS



†This counter chain counts transport clock periods to generate the exposure time interval. The data rate is twice the count rate.

 $^{\ddagger}V_{CC}$ and V_{EE} are the voltages that will produce the desired values of V_{IH} and V_{IL} , respectively, at the RCK, XCK, and TCK inputs.

FIGURE 3-DRIVER CIRCUIT FOR TESTING IMAGE SENSOR


70% -50%

30%

20%


10%

1200




TYPICAL CHARACTERISTICS

(In the circuit of Figure 3 with T $_{A}=25\,^{\circ}\text{C}$, $f_{RCK}=0.5\,\text{MHz}$, $t_{exp}=10\,\text{ms}$, and all operating voltages at nominal recommended values, unless otherwise noted)






MODULATION TRANSFER FUNCTION VS



2854 K Light

0.2

MODULATION TRANSFER FUNCTION



Spatial Frequency - cycles/mm FIGURE 7

Normalized Spatial Frequency

0.4

15.8

AVERAGE AND LOW FREQUENCY DARK SIGNAL

0.6

23.6

0.8

1.0




FIGURE 8

15.8


7.9

OUTPUT SIGNAL VOLTAGE RELATIVE TO SATURATED OUTPUT VOLTAGE

Spatial Frequency - cycles/mm

23.6

39.4



INSTRUMENTS

CCD Image


Sensors/Support Functions

MTF 0.2

0

0


MECHANICAL DATA



NOTE: The distance between the top surface of the window and the surface of the sensor is nominally 0.89 (0.035). This is determined by observing the vertical motion of a microscope focused first at one plane, then at the other.


ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES





TC104 . . . DUAL-IN-LINE PACKAGE

- 3456 x 1 Sensor Element Organization
- Virtual-Phase N-Channel Silicon MOS Technology
- **High Quantum Efficiency**
- **Enhanced Blue Response**
- **Output Signal Approximately** 0.6 Volt Peak-to-Peak
- Dynamic Range Relative to Peak-to-Peak Noise Typically 1000:1
- **End-of-Scan Signal**
- Internal Black and White References
- Simple and Stable Operation
- **OPTIONAL FEATURE:** Internal Reference Voltage



NC - No internal connection.

description

The TC104, a 3456-element CCD line image sensor, functions in high-resolution image scanning applications such as document reading and optical character recognition. The TC104 incorporates virtual-phase MOS technology, which provides simplified operation and high reliability. The 3456 sensor elements provide 400 points-per-inch resolution across 8.5 inches.


This device is supplied in a 24-pin dual-in-line ceramic side-braze package designed for insertion in mounting-hole rows on 15.2-mm (0,600-inch) centers. The glass window may be cleaned by wiping with a cotton swab soaked in alcohol.



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates. Avoid shorting either OS or EOS to VSS during operation to prevent damage to the amplifiers.

virtual phase technology

This patented design results in simplified clocking circuits, reduced noise, and greater light sensitivity. The virtual phase utilizes a junction-gate region at the substrate dc potential. This accomplishes the same gating and transport function as a separate gate electrode requiring multiple layers and multiple process steps common in other device designs. The resulting simplicity of process and ease of operation will increase performance and reliability for the user.



- W = WHITE REFERENCE INPUT DIODE
- B = BLACK REFERENCE ELEMENT
- I = ISOLATION ELEMENT
- N = 3456 SENSOR ELEMENTS

PIN FUNCTIONAL DESCRIPTION

PIN NUMBER	SIGNATURE	NAME	DESCRIPTION TO THE SECOND SHIP
1	VREF	Reference Voltage	Bias input for the output amplifiers and internal reference.
2	os	Output Signal	Video output from a cascaded source-follower MOS amplifier.
3	V _{DD}	Supply Voltage	Output amplifier supply voltage.
4, 10, 15, 23, 24	V _{SS}	Substrate	All voltages are referenced to the substrate.
5	INT REF	Internal Reference	Potential derived internally for operational reference voltage.
6, 7, 8, 9, 16 17, 18, 19, 20	NC	ed bluch's absel an	No internal connection.
11, 14	TCK	Transport Clock	Drives the CCD transport registers.
12	WRCK	White Reference Clock	Injects a controlled charge into the white reference CCD shift register elements to become white-reference and end-of-scan pulses.
13 loubly edit .ym	хск	Transfer Clock	Controls the transfer of charge packets from sensor elements to shift registers. The interval between pulses of the transfer clock determines the exposure time.
21	RCK	Reset Clock	Controls recharging of the charge-detection diodes in the output amplifiers, and clocks the output shift registers where the odd and even signals have been merged.
22	EOS	End-of-Scan Pulse	Indicates that all charge packets have been shifted out of the transport registers.



functional description

image sensor elements

The line of sensor elements (also called photosites or pixels) consists of 3456 photo-sensitive areas, 10,7 micrometers (0.42 millinches) square and approximately 10,7 micrometers from center to center. Image photons create electron/hole pairs in the single-crystal silicon. The electrons are collected in the sensor elements, and the holes are swept into the substrate. The amount of charge accumulated in each element is a linear function of the incident light and the exposure time. The output signal charge will vary in an analog manner from a thermally generated noise background at zero illumination to a maximum at saturation under bright illumination.

transfer gate

This structure is adjacent to the line of image sensor elements. The charge packets accumulated in the image sensor elements are transferred into the transfer gate storage well when the transfer gate voltage goes high. When the transfer gate voltage goes low, the charge is transferred into the CCD transport shift registers. The transfer gate also controls the exposure time for the sensor elements and permits charges to enter the end-of-scan (EOS) shift registers to create the end-of-scan waveform. In addition, the transfer gate permits entry of charge packets to the transport CCD shift register to create the white reference signals.

shift registers

There are two CCD transport registers, one on each side of the line of image sensor elements and outside of the transfer gate. Alternate charge packets are transferred to the CCD transport shift registers and moved serially to the output amplifier. The phase relationship of the reset clock and the transport clock and the geometric layout of the paths provide for alternate delivery of charge packets to re-establish the original sequence of the linear image data. The two outer buffer CCD shift registers protect the signal charges in the inner transport CCD shift registers from peripherally generated dark current noise.

black and white reference elements

Four additional sensor elements at each end of the sensor element array (labelled "B" in the block diagram) are covered by opaque metallization. They provide a black (no illumination) signal reference that is delivered at each end of the linear image output signal. Also included on the transport CCD shift register, at the opposite end from the amplifier, is an input diode that provides two white reference pulses in the output signal. The reference pulses are useful as inputs to external dc restoration and/or automatic exposure control circuitry. The white reference pulse amplitude is approximately 100% of the maximum output signal amplitude.

output signal amplifier

The charge packets are transported to a precharge diode whose potential changes linearly in response to the amount of the signal charge delivered. This potential is applied to the input gate of an N-channel MOS double-source-follower amplifier to produce an output signal (OS). A reset transistor, driven by the reset clock (RCK), recharges the charge-detector-diode capacitance before the arrival of each new signal charge packet from the CCD shift registers. Reference voltage (V_{REF}) is applied to the drain of the reset transistor and acts to bias the OS and EOS amplifiers. A current sink is used as an on-chip load for the amplifier output, so no external current sink is needed. The output signal on pin 2 is a series of negative-going pulses on a dc level.

internal reference voltage

An internal reference voltage (INT REF) is available on the chip to provide the VREF voltage. The required connections appear in Figure 3. If the internal reference voltage is not used, an external voltage is connected directly to pin 1. Pin 5 is then left unconnected.



resolution

The modulation transfer function decreases at longer wavelengths. (See Figures 7 and 8.) If optimum resolution is required with a light source that has a significant infrared component, then the designer must use appropriate filters to restrict the optical pass band to shorter wavelengths.

end-of-scan amplifier

The EOS amplifier is similar to the OS amplifier. XCK transfers charge from the input diode into the EOS register where it is transported at the TCK clock frequency to the EOS amplifier. This EOS pulse is coincident with the first of the two white reference pulses that pass through the odd and even transport CCDs, respectively. The EOS output can be used to alert the external circuitry that the linear image data readout has been completed.

clocks

The transfer clock (XCK) pulse controls the exposure time of the sensor elements. The minimum exposure time is the time required to shift the entire contents of the transport registers to the output signal amplifier and equals 3489 multiplied by the RCK period. The maximum exposure time is determined by the tolerable level of dark signal.

The transport clock (TCK) transports the linear image signal charge from the sensor element region to the output amplifier.


The reset clock (RCK) operates at twice the transport clock frequency so as to recombine the signal charge in the original sequence and present the charge to the output amplifier. The data rate is equal to the reset clock frequency.

The white reference clock (WRCK) runs at the transfer clock frequency and generates the white reference and the endof-scan pulses. These pulses can be eliminated by connecting WRCK to V_{DD}. Transients on WRCK going below zero volts will cause charge injection resulting in an increase in apparent dark signal.

Figure 3 presents a suggested circuit for generating the clock waveforms. The RCK clock generator runs continuously. A binary divider halves the frequency to create TCK. After all signal charges have been transported to the output amplifier, TCK continues to run to keep thermally generated charges from accumulating in the transport registers.

The XCK and WRCK clock frequencies are submultiples of the TCK frequency. Figure 2 details the timing relationships among the different clock pulses.





Output Signal (OS) pulse identification: I = Isolation pixel, IP = Image pixel, B = Black reference pixel, WR = White reference pixel, X = empty pixel.

FIGURE 1-OPERATING INPUT AND OUTPUT VOLTAGE WAVEFORMS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

Amplifier drain voltage (VDD)	-0.3 V to 30 V
Transfer clock (XCK) voltage	-25 V to 5 V
Transport clock (TCK) voltage	-25 V to 5 V
Reset clock (RCK) voltage	-25 V to 5 V
White reference clock (WRCK) voltage	-0.3 V to 30 V
Storage temperature	-25°C to 125°C
Operating free-air temperature	-25°C to 70°C

NOTE 1: Voltage values are with respect to VSS.

recommended operating conditions at TA = 25 °C (see Note 1)

		MIN	NOM	MAX	UNIT
V _{DD}	Amplifier supply voltage	13	14	15	V
V _{IH(X)}	Transfer clock high-level input voltage	3	4	5	V
V _{IL(X)}	Transfer clock low-level input voltage	-15†	-14	-13	V
V _{IH} (T)	Transport clock high-level input voltage	3	4	5	V
VIL(T)	Transport clock low-level input voltage	-15†	-14	-13	V
V _{IH(R)}	Reset clock high-level input voltage	3	4	5	V
V _{IL(R)}	Reset clock low-level input voltage	-15†	-14	-13	V
V _{IH} (WR)	White reference clock high-level input voltage	13	14	15	V
VIL(WR)	White reference clock low-level input voltage	6	7	8	V
fRCK	Reset clock frequency (output data rate)			8	MHz

[†]The algebraic convention, where the most negative limit is designated as minimum, is used in this data sheet for clock voltage levels only. NOTE 1: Voltage values are with respect to V_{SS}.



electrical characteristics at 25 °C free-air temperature §

PARAMETER		MIN	TYP	MAX	UNIT	
	Average		0.5	10	mV	
Deals along the de	Low frequency component	4 miles 1 miles 100	0.5	5	-	
Dark-signal amplitude	Nonuniformity relative to average of adjacent pixels			20	mV	
Sensitivity	1.4	2	5	V/(µJ/cm ²		
Outros and librate	Peak-to-peak	Daller Line	30	60		
Output amplitude variation (PRNU)‡	Adjacent pixels from alternate registers (imbalance)		10		mV	
Peak-to-peak noise			0.6		mV	
Equivalent exposure§ of pe		0.3		nJ/cm ²		
Saturation exposure§		300	2.00 EV	nJ/cm ²		
Saturation output amplitude	400	600	1200	mV		
Dynamic range relative to p	500:1	1000:1	Rus III			
Charge transfer efficiency	THE DEED KINDS	0.99999				
White reference amplitude	400	600		mV		
End-of-scan amplitude	200	350		mV		
Output offset (dc) voltage	thistory Tennestale	6	A MINUSTER	V		
Output impedance			1		kΩ	
	Transfer gate		150	La Maria		
Resistance to VSS	Transport gate		700		kΩ	
	Reset gate		700	a Lagrague	mint!	
Amplifier reference voltage	No. of Section 1	7	Lagran and	V		
CREIVES TO SERVE	Transfer gate		400	North Autoba	15 PM	
Capacitance to VSS	Transport gate		900		pF	
1, 921, 01.3, 62 - 15 P.	Reset gate	and the second	16	B 1800 161 15	THE PARTY OF	
Amplifier supply current		8	12	mA		
Total power dissipation		112	Am inches	mW		

[†]Dynamic range = saturation output amplitude/standard deviation peak-to-peak noise. Toynamic range = saturation output amplitude with an f/2.8 lens.

*Measured at 400 mV output amplitude with an f/2.8 lens.



Test conditions are facEK = 0.5 MHz, t_{exp} = 10 ms, tungsten light source operating at color temperature of 2854 K with 2.0-mm-thick Fish-Schurman HA-11 IR-absorbing filter, and all operating voltages at nominal recommended values using the internal reference voltage.

timing requirements

		MIN	NOM	MAX	UNITS
tTHXH	Time delay from the transport clock rising edge to the transfer clock rising edge.	0	0	50	ns
tTHWL	Time delay from the transport clock rising edge to the white reference clock falling edge.	0		50	ns
^t THRH	Time delay from the transport clock rising edge to the reset clock rising edge.	0	8		ns
tw(RH)	Pulse duration of the high state for the reset clock.	40			ns
tTLXL	Time delay from the transport clock falling edge to the transfer clock falling edge.	50			ns
tTLWH	Time delay from the transport clock falling edge to the white reference clock rising edge.	0 2		50	ns
tXLTH	Time delay from the transfer clock falling edge to the rising edge of the next transport clock pulse.	50			ns
t _r	Rise time (all clocks)	15			ns
tf	Fall time (all clocks)	5			ns





FIGURE 2-DEVICE TIMING REQUIREMENTS

2-60



[†]This counter chain counts transport clock periods to generate the exposure time interval. The data rate is twice the count rate.

 ‡ VCC and VEE are the voltages that will produce the desired values of VIH and VIL, respectively, at the RCK, XCK, and TCK inputs.

FIGURE 3-DRIVER CIRCUIT FOR TESTING IMAGE SENSOR





FIGURE 4 - WAVEFORMS IN DRIVER CIRCUIT


TYPICAL CHARACTERISTICS

(In the circuit of Figure 3 with $T_A = 25$ °C, $f_{RCK} = 0.5$ MHz, $t_{exp} = 10$ ms, and all operating voltages at nominal recommended values, unless otherwise noted)




TYPICAL CHARACTERISTICS

(In the circuit of Figure 3 with $T_A = 25$ °C, $f_{RCK} = 0.5$ MHz, $t_{exp} = 10$ ms, and all operating voltages at nominal recommended values, unless otherwise noted)



AVERAGE AND LOW FREQUENCY DARK SIGNAL



MODULATION TRANSFER FUNCTION







FIGURE 8

OUTPUT SIGNAL VOLTAGE RELATIVE TO SATURATED OUTPUT VOLTAGE










ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES.

NOTE 1: The distance between the top surface of the window and the surface of the sensor is nominally 0,89 (0.035). This is determined by observing the vertical motion of a microscope focused first at one plane, then at the other.

SI AN BLANCE OF US 12 22 SEAS (COLUMN TO A STATE OF US 12 SEAS (CO

CCD Image Sensors/Support Functions



NC - No internal connection.

description

The TC104-1, a 3456-element CCD line image sensor, functions in high-resolution image scanning applications such as document reading and optical character recognition. The TC104-1 incorporates virtual-phase MOS technology, which provides simplified operation and high reliability. The 3456 sensor elements provide 400 points-per-inch resolution across 8.5 inches.

This device is supplied in a 24-pin dual-in-line ceramic side-braze package designed for insertion in mounting-hole rows on 15.2-mm (0,600-inch) centers. The glass window may be cleaned by wiping with a cotton swab soaked in alcohol.




Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive form during storage or handling to prevent electrostatic damage to the MOS gates. Avoid shorting either OS or EOS to VSS during operation to prevent damage to the amplifiers.

virtual phase technology

Amplitude" Specifications

This patented design results in simplified clocking circuits, reduced noise, and greater light sensitivity. The virtual phase utilizes a junction-gate region at the substrate dc potential. This accomplishes the same gating and transport function as a separate gate electrode requiring multiple layers and multiple process steps common in other device designs. The resulting simplicity of process and ease of operation will increase performance and reliability for the user.



W = WHITE REFERENCE INPUT DIODE

B = BLACK REFERENCE ELEMENT

I = ISOLATION ELEMENT

N = 3456 SENSOR ELEMENTS

PIN FUNCTIONAL DESCRIPTION

PIN NUMBER	SIGNATURE	NAME	DESCRIPTION	
1	VREF	Reference Voltage	Bias input for the output amplifiers and internal reference.	
2	OS	Output Signal	Video output from a cascaded source-follower MOS amplifier.	
3	V _{DD}	Supply Voltage	Output amplifier supply voltage.	
4, 10, 15, 23, 24	Vss	Substrate	All voltages are referenced to the substrate.	
5	INT REF	Internal Reference	Potential derived internally for operational reference voltage.	
6, 7, 8, 9, 16 17, 18, 19, 20	, NC	s a righter gradule will t	No internal connection.	
11, 14	TCK	Transport Clock	Drives the CCD transport registers.	
12	WRCK	White Reference Clock	Injects a controlled charge into the white reference CCD shift register elements to become white-reference and end-of-scan pulses.	
13	хск	Transfer Clock	Controls the transfer of charge packets from sensor elements to shift registers. The interval between pulses of the transfer clock determines the exposure time.	
21	RCK	Reset Clock	Controls recharging of the charge-detection diodes in the output amplifiers, and clocks the output shift registers where the odd and even signals have been merged.	
22	EOS	End-of-Scan Pulse	Indicates that all charge packets have been shifted out of the transport registers.	

functional description

image sensor elements

The line of sensor elements (also called photosites or pixels) consists of 3456 photo-sensitive areas, 10,7 micrometers (0.42 milliinches) square and approximately 10,7 micrometers from center to center. Image photons create electron/hole pairs in the single-crystal silicon. The electrons are collected in the sensor elements, and the holes are swept into the substrate. The amount of charge accumulated in each element is a linear function of the incident light and the exposure time. The output signal charge will vary in an analog manner from a thermally generated noise background at zero illumination to a maximum at saturation under bright illumination.

transfer gate

This structure is adjacent to the line of image sensor elements. The charge packets accumulated in the image sensor elements are transferred into the transfer gate storage well when the transfer gate voltage goes high. When the transfer gate voltage goes low, the charge is transferred into the CCD transport shift registers. The transfer gate also controls the exposure time for the sensor elements and permits charges to enter the end-of-scan (EOS) shift registers to create the end-of-scan waveform. In addition, the transfer gate permits entry of charge packets to the transport CCD shift register to create the white reference signals.

shift registers

There are two CCD transport registers, one on each side of the line of image sensor elements and outside of the transfer gate. Alternate charge packets are transferred to the CCD transport shift registers and moved serially to the output amplifier. The phase relationship of the reset clock and the transport clock and the geometric layout of the paths provide for alternate delivery of charge packets to re-establish the original sequence of the linear image data. The two outer buffer CCD shift registers protect the signal charges in the inner transport CCD shift registers from peripherally generated dark current noise.

black and white reference elements

Four additional sensor elements at each end of the sensor element array (labelled "B" in the block diagram) are covered by opaque metallization. They provide a black (no illumination) signal reference that is delivered at each end of the linear image output signal. Also included on the transport CCD shift register, at the opposite end from the amplifier, is an input diode that provides two white reference pulses in the output signal. The reference pulses are useful as inputs to external dc restoration and/or automatic exposure control circuitry.

output signal amplifier

The charge packets are transported to a precharge diode whose potential changes linearly in response to the amount of the signal charge delivered. This potential is applied to the input gate of an N-channel MOS double-source-follower amplifier to produce an output signal (OS). A reset transistor, driven by the reset clock (RCK), recharges the charge-detector-diode capacitance before the arrival of each new signal charge packet from the CCD shift registers. Reference voltage (VREF) is applied to the drain of the reset transistor and acts to bias the OS and EOS amplifiers. A current sink is used as an on-chip load for the amplifier output, so no external current sink is needed. The output signal on pin 2 is a series of negative-going pulses on a dc level.

internal reference voltage

An internal reference voltage (INT REF) is available on the chip to provide the VREF voltage. The required connections appear in Figure 3. If the internal reference voltage is not used, an external voltage is connected directly to pin 1. Pin 5 is then left unconnected.



end-of-scan amplifier

The EOS amplifier is similar to the OS amplifier. XCK transfers charge from the input diode into the EOS register where it is transported at the TCK clock frequency to the EOS amplifier. This EOS pulse is coincident with the first of the two white reference pulses that pass through the odd and even transport CCDs, respectively. The EOS output can be used to alert the external circuitry that the linear image data readout has been completed.

clocks

The transfer clock (XCK) pulse controls the exposure time of the sensor elements. The minimum exposure time is the time required to shift the entire contents of the transport registers to the output signal amplifier and equals 3489 multiplied by the RCK period. The maximum exposure time is determined by the tolerable level of dark signal.

The transport clock (TCK) transports the linear image signal charge from the sensor element region to the output

The reset clock (RCK) operates at twice the transport clock frequency so as to recombine the signal charge in the original sequence and present the charge to the output amplifier. The data rate is equal to the reset clock frequency.


The white reference clock (WRCK) runs at the transfer clock frequency and generates the white reference and the endof-scan pulses. These pulses can be eliminated by connecting WRCK to VDD. Transients on WRCK going below zero volts will cause charge injection resulting in an increase in apparent dark signal.

Figure 3 presents a suggested circuit for generating the clock waveforms. The RCK clock generator runs continuously. A binary divider halves the frequency to create TCK. After all signal charges have been transported to the output amplifier, TCK continues to run to keep thermally generated charges from accumulating in the transport registers.

The XCK and WRCK clock frequencies are submultiples of the TCK frequency. Figure 2 details the timing relationships among the different clock pulses.

CCD Image Sensors/Support Functions





Output Signal (OS) pulse identification: I = Isolation pixel, IP = Image pixel, B = Black reference pixel, WR = White reference pixel, X = empty pixel.

FIGURE 1-OPERATING INPUT AND OUTPUT VOLTAGE WAVEFORMS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

Amplifier drain voltage (VDD)	-0.3 V to 30 V
Transfer clock (XCK) voltage	25 V to 5 V
Transport clock (TCK) voltage	25 V to 5 V
Reset clock (RCK) voltage	
White reference clock (WRCK) voltage	
Storage temperature	
Operating free-air temperature	

NOTE 1: Voltage values are with respect to VSS.

recommended operating conditions at $T_A = 25\,^{\circ}\text{C}$ (see Note 1)

		MIN	NOM	MAX	UNIT
V _{DD}	Amplifier supply voltage	13	14	15	V
V _{IH(X)}	Transfer clock high-level input voltage	3	4	5	V
V _{IL(X)}	Transfer clock low-level input voltage	-15†	-14	-13	V
V _{IH(T)}	Transport clock high-level input voltage	3	4	5	V
VIL(T)	Transport clock low-level input voltage	-15†	-14	-13	V
V _{IH(R)}	Reset clock high-level input voltage	3	4	5	V
VIL(R)	Reset clock low-level input voltage	-15†	- 14	- 13	V
VIH(WR)	White reference dlock high-level input voltage	13	14	15	V
VIL(WR)	White reference clock low-level input voltage	6	7	8	V
fRCK	Reset clock frequency (output data rate)			8	MHz

[†]The algebraic convention, where the most negative limit is designated as minimum, is used in this data sheet for clock voltage levels only. NOTE 1: Voltage values are with respect to VSS.



electrical characteristics at 25 °C free-air temperature ¶

	PARAMETER	MIN	TYP	MAX	UNIT	
	Average		0.5	10	mV	
	Low frequency component		0.5	5	12 19	
Dark-signal amplitude	Nonuniformity relative to average of adjacent pixels	0 0 0 0	4	20	mV	
Sensitivity		1.4	2	5	V/(µJ/cm ²	
0.4.4	Peak-to-peak		30	60	1 1 10	
Output amplitude variation (PRNU)‡	Adjacent pixels from alternate registers (imbalance)	0 0 0 0	10	ini sinin	mV	
Peak-to-peak noise	billion at the second of the second of the		0.6		mV	
Equivalent exposure§ of pe	ak-to-peak noise		0.3		nJ/cm ²	
Saturation exposure§			300		nJ/cm ²	
Saturation output amplitude	е	400	600	1200	mV	
Dynamic range relative to p	peak-to-peak noise †	500:1	1000:1			
Charge transfer efficiency			0.99999	THE STATE OF		
White reference amplitude	elakeran (M. + 1915), holy uzhendan zazisk - E. Jakes agad	THE R. P. LEWIS CO. L. P. LEWI	400	Brillia Well Hi	mV	
End-of-scan amplitude			200		mV	
Output offset (dc) voltage	BREID BYLY FRATION TENNS DESCRIPTION	HONG ANGRO-	6		V	
Output impedance			1		kΩ	
	Transfer gate	and the second	150	un est medito	in insulation	
Resistance to VSS	Transport gate		700		kΩ	
	Reset gate		700			
Amplifier reference voltage	, V _{REF}		7	and miles to an	V	
or to the later of	Transfer gate		400	No despise	lanes f	
Capacitance to VSS	Transport gate		900	ri umila tra	pF	
4	Reset gate		16	OK SER SEAR	Tanana S	
Amplifier supply current		The same of	8	12	mA	
Total power dissipation			112		mW	

[†]Dynamic range = saturation output amplitude/standard deviation peak-to-peak noise.



[†]Measured at 400 mV output amplitude with an f/2.8 lens. §Exposure = intensity x time

Test conditions are f_{RCK} = 0.5 MHz, t_{exp} = 10 ms, tungsten light source operating at color temperature of 2854 K with 2.0-mm-thick Fish-Schurman HA-11 IR-absorbing filter, and all operating voltages at nominal recommended values using the internal reference voltage.

timing requirements

		MIN	NOM MAX	UNITS
tTHXH	Time delay from the transport clock rising edge to the transfer clock rising edge.	0	50	ns
tTHWL	Time delay from the transport clock rising edge to the white reference clock falling edge.	0	50	ns
^t THRH	Time delay from the transport clock rising edge to the reset clock rising edge.	0		ns
t _w (RH)	Pulse duration of the high state for the reset clock.	40		ns
^t TLXL	Time delay from the transport clock falling edge to the transfer clock falling edge.	50		ns
^t TLWH	Time delay from the transport clock falling edge to the white reference clock rising edge.	0	50	ns
[†] XLTH	Time delay from the transfer clock falling edge to the rising edge of the next transport clock pulse.	50	est Chin	ns
tr	Rise time (all clocks)	15		ns
tf	Fall time (all clocks)	5		ns





FIGURE 2-DEVICE TIMING REQUIREMENTS


2-72



[†]This counter chain counts transport clock periods to generate the exposure time interval. The data rate is twice the count rate.


FIGURE 3-DRIVER CIRCUIT FOR TESTING IMAGE SENSOR

 $^{^{\}ddagger}V_{CC}$ and V_{EE} are the voltages that will produce the desired values of V_{IH} and V_{IL} , respectively, at the RCK, XCK, and TCK inputs.




TYPICAL CHARACTERISTICS


(In the circuit of Figure 3 with $T_A = 25$ °C, $f_{RCK} = 0.5$ MHz, $t_{exp} = 10$ ms, and all operating voltages at nominal recommended values, unless otherwise noted)





TYPICAL CHARACTERISTICS

(In the circuit of Figure 3 with $T_A = 25$ °C, $f_{RCK} = 0.5$ MHz, $t_{exp} = 10$ ms, and all operating voltages at nominal recommended values, unless otherwise noted)











Texas Instruments







NOTE: The distance between the top surface of the window and the surface of the sensor is nominally 0,89 (0.035). This is determined by observing the vertical motion of a microscope focused first at one plane, then at the other.

ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES







NC-No internal connection

description

The TC106-1, a 2592-element CCD line image sensor, functions in high-resolution image scanning applications such as document reading and optical character recognition. The TC106-1 incorporates virtual-phase MOS technology, which provides simplified operation and high reliability. The 2592 sensor elements provide 300 points-per-inch resolution across 8.5 inches.


This device is supplied in a 24-pin dual-in-line ceramic side-braze package designed for insertion in mounting-hole rows on 15.2-mm (0,600-inch) centers. The glass window may be cleaned by wiping with a cotton swab soaked in alcohol.



Caution. These devices have limited built-in gate protection. The leads should be shorted together or the device placed in conductive form during storage or handling to prevent electrostatic damage to the MOS gates. Avoid shorting either OS or EOS to VSS during operation to prevent damage to the amplifiers.

virtual phase technology

This patented design results in simplified clocking circuits, reduced noise, and greater light sensitivity. The virtual phase utilizes a junction-gate region at the substrate dc potential. This accomplishes the same gating and transport function as a separate gate electrode requiring multiple layers and multiple process steps common in other device designs. The resulting simplicity of process and ease of operation will increase performance and reliability for the user.



W = WHITE REFERENCE INPUT DIODE

B = BLACK REFERENCE ELEMENT

I = ISOLATION ELEMENT

N = 2592 SENSOR ELEMENTS

PIN FUNCTIONAL DESCRIPTION

PIN NUMBER	SIGNATURE	NAME	DESCRIPTION DESCRIPTION
1	VREF	Reference Voltage	Bias input for the output amplifiers and internal reference
2	os	Output Signal	Video output from a cascaded source-follower MOS amplifier
3	V _{DD}	Supply Voltage	Output amplifier supply voltage
4, 10, 15, 23, 24	Vss	Substrate	All voltages are referenced to the substrate
5	INT REF	Internal Reference	Potential derived internally for operational reference voltage
6, 7, 8, 9, 16 17, 18, 19, 20	NC		No internal connection
11, 14	TCK	Transport Clock	Drives the CCD transport registers
12	WRCK	White Reference Clock	Injects a controlled charge into the white reference CCD shift register elements to become white-reference and end-of-scan pulses.
13	хск	Transfer Clock	Controls the transfer of charge packets from sensor elements to shift registers. The interval between pulses of the transfer clock determines the exposure time.
21	RCK	Reset Clock	Controls recharging of the charge-detection diodes in the output amplifiers, and clocks the output shift registers where the odd and even signals have been merged.
22	EOS	End-of-Scan Pulse	Indicates that all charge packets have been shifted out of the transport registers.

functional description

image sensor elements

The line of sensor elements (also called photosites or pixels) consists of 2592 photo-sensitive areas, 10.7 micrometers (0.42 milliinches) square and 10.7 micrometers from center to center. Image photons create electron/hole pairs in the single-crystal silicon. The electrons are collected in the sensor elements, and the holes are swept into the substrate. The amount of charge accumulated in each element is a linear function of the incident light and the exposure time. The output signal charge will vary in an analog manner from a thermally generated noise background at zero illumination to a maximum at saturation under bright illumination.

transfer gate

This structure is adjacent to the line of image sensor elements. The charge packets accumulated in the image sensor elements are transferred into the transfer gate storage well when the transfer gate voltage goes high. When the transfer gate voltage goes low, the charge is transferred into the CCD transport shift register. The transfer gate also controls the exposure time for the sensor elements and permits charges to enter the end-of-scan (EOS) shift registers to create the end-of-scan signal. In addition, the transfer gate permits entry of charge packets to the transport CCD shift register to create the white reference signals.

shift registers

There are two CCD transport registers, one on each side of the line of image sensor elements and outside of the transfer gate. Alternate charge packets are transferred to the CCD transport shift registers and moved serially to the output amplifier. The phase relationship of the reset clock and the transport clock and the geometric layout of the paths provide for alternate delivery of charge packets to re-establish the original sequence of the linear image data. The two outer buffer CCD shift registers protect the signal charges in the inner transport CCD shift registers from peripherally generated dark current noise.

black and white reference elements

Four additional sensor elements at each end of the sensor element array (labelled "B" in the block diagram) are covered by opaque metallization. They provide a black (no illumination) signal reference that is delivered at each end of the linear image output signal. Also included on the transport CCD shift register, at the opposite end from the amplifier, is an input diode that provides two white reference pulses in the output signal. The reference pulses are useful as inputs to external dc restoration and/or automatic exposure control circuitry.

output signal amplifier

The charge packets are transported to a precharge diode whose potential changes linearly in response to the amount of the signal charge delivered. This potential is applied to the input gate of an N-channel MOS double-source-follower amplifier to produce an output signal (OS). A reset transistor, driven by the reset clock (RCK), recharges the charge-detector-diode capacitance before the arrival of each new signal charge packet from the CCD shift registers. Reference voltage (VREF) is applied to the drain of the reset transistor and acts to bias the OS and EOS amplifiers. A current sink is used as an on-chip load for the amplifier output, so no external current sink is needed. The output signal on pin 2 is a series of negative-going pulses on a dc level.

internal reference voltage

An internal reference voltage (INT REF) is available on the chip to provide the V_{REF} voltage. The required connections appear in Figure 3. If the internal reference voltage is not used, an external voltage is connected directly to pin 1. Pin 5 is then left unconnected.



resolution

The modulation transfer function decreases at longer wavelengths. (See Figures 7 and 8.) If optimum resolution is required with a light source that has a significant infrared component, then the designer must use appropriate filters to restrict the optical pass band to shorter wavelengths.

end-of-scan amplifier

The EOS amplifier is similar to the OS amplifier. XCK transfers charge from the input diode into the EOS register where it is transported at the TCK clock frequency to the EOS amplifier. This EOS pulse is coincident with the first of the two white reference pulses that pass through the odd and even transport CCDs, respectively. The EOS output can be used to alert the external circuitry that the linear image data readout has been completed.

clocks

The transfer clock (XCK) pulse controls the exposure time of the sensor elements. The minimum exposure time is the time required to shift the entire contents of the transport registers to the output signal amplifier and equals 2625 multiplied by the RCK period. The maximum exposure time is determined by the tolerable level of dark signal.

The transport clock (TCK) transports the linear image signal charge from the sensor element region to the output amplifier.


The reset clock (RCK) operates at twice the transport clock frequency so as to recombine the signal charge in the original sequence and present the charge to the output amplifier. The data rate is equal to the reset clock frequency.

The white reference clock (WRCK) runs at the transfer clock frequency and generates the white reference and the end-of-scan pulses. These pulses can be eliminated by connecting WRCK to VDD. Transients on WRCK going below zero volts will cause charge injection resulting in an increase in apparent dark signal.

Figure 3 presents a suggested circuit for generating the clock waveforms. The RCK clock generator runs continuously. A binary divider halves the frequency to create TCK. After all signal charges have been transported to the output amplifier, TCK continues to run to keep thermally generated charges from accumulating in the transport registers.

The XCK and WRCK clock frequencies are submultiples of the TCK frequency. Figure 2 details the timing relationships among the different clock pulses.





Output Signal (OS) pulse identification: I = Isolation pixel, IP = Image pixel, B = Black reference pixel, WR = White reference pixel, X = Empty pixel.

FIGURE 1. OPERATING INPUT AND OUTPUT VOLTAGE WAVEFORMS

absolute maximum ratings over operating free-air temperature range (unless otherwise noted) (see Note 1)

Amplifier drain voltage range (VDD)	-0.3 V to 30 V
Transfer clock (XCK) voltage range	25 V to 5 V
Transport clock (TCK) voltage range	25 V to 5 V
Reset clock (RCK) voltage range	25 V to 5 V
White reference clock (WRCK) voltage range	0.3 to 30 V
Storage temperature range	-25°C to 125°C
Operating free-air temperature range	

NOTE 1: Voltage values are with respect to VSS.

recommended operating conditions at TA = 25 °C (see Note 2)

		MIN	NOM	MAX	UNIT
V _{DD}	Amplifier supply voltage	13	14	15	V
V _{IH(X)}	Transfer clock high-level input voltage	3	4	5	V
V _{IL(X)}	Transfer clock low-level input voltage	-15 [†]	-14	- 13	V
V _{IH(T)}	Transport clock high-level input voltage	3	4	5	V
V _{IL(T)}	Transport clock low-level input voltage	-15 [†]	-14	-13	V
V _{IH(R)}	Reset clock high-level input voltage	3	4	5	V
V _{IL(R)}	Reset clock low-level input voltage	-15 [†]	-14	-13	V
V _{IH} (WR)	White reference clock high-level input voltage	13	14	15	V
V _{IL} (WR)	White reference clock low-level input voltage	6	7	8	V
fRCK	Reset clock frequency (output data rate)			8	MHz

NOTE 2: The algebraic convention, in which the more negative limit is designated as minimum, is used in this data sheet for clock voltage levels only.



electrical characteristics at 25 °C free-air temperature†

Lancas Lancas de la composición del composición de la composición	PARAMETER	MIN	TYP	MAX	UNIT	
	Average		0.5	10	mV	
	Low-frequency component		0.5	5	101	
Dark-signal amplitude	Nonuniformity relative to average of adjacent pixels	111111	4	20	mV son	
Sensitivity	the state of the s	1.4	2	- 5	V/(µJ/cm ²	
	Peak-to-peak		30	60		
Output amplitude variation (PRNU) [‡]	Adjacent pixels from alternate registers (imbalance)	n n n nist	10	ininin	mV	
Peak-to-peak noise		July William	0.6		mV	
Equivalent exposure § of pe	eak-to-peak noise	TE 1 1	0.3		nJ/cm ²	
Saturation exposure§	and the second and th		300	and the other than	nJ/cm ²	
Saturation output amplitud	e	400	600	1200	mV	
Dynamic range relative to	peak-to-peak noise¶	500:1	1000:1			
Charge transfer efficiency		(0.99999	L. Maria		
White reference amplitude	as their design of the man and their sections of the section of th		400	Tell (mV	
End-of-scan amplitude			200		mV	
Output offset (dc) voltage	BURNER AND CORPUT VEILERS WAS DEED	DELLE PARTIES	6		V	
Output impedance			1		kΩ	
herwise poted) (sae	Transfer gate	avode sevo s	50	undixac	il ajulicad	
Resistance to VSS	Transport gate		250		kΩ	
	Reset gate	(zzz) ecnes	250		Acres de la constant	
Amplifier reference voltage	, V _{REF}	accept artails	7	distributes and	V	
V B At V St	Transfer gate	manus and an interest of the	400	nede trace	Tean	
Capacitance to VSS	Transport gate	220 0.00	900	Ti desala	pF	
und side	Reset gate	anders Diffigura	16	incomba.	aristVV	
Amplifier supply current			8	12	mA	
Total power dissipation			112	constitution of the last	mW	

 $^{^{\}dagger}$ Test conditions are $f_{RCK}=0.5$ MHz, $t_{exp}=10$ ms, tungsten light source operating at color temperature of 2854 K with 2.0-mm-thick Fish-Schurman HA-11 IR-absorbing filter, and all operating voltages at nominal recommended values using the internal reference voltage.



[‡] Measured at 400 mV output amplitude with an f/2.8 lens.

[§] Exposure = intensity x time

[¶]Dynamic Range = saturation output amplitude/standard deviation peak-to-peak noise.

timing requirements

		MIN	NOM	MAX	UNIT
tTHXH	Time delay from the transport clock rising	0		50	ns
	edge to the transfer clock rising edge Time delay from the transport clock rising edge	0		50	ns
^t THWL	to the white reference clock falling edge Time delay from the transport clock rising edge to the reset clock rising edge	0		50	lis
^t THRH	Time delay from the transport clock rising edge to the reset clock rising edge	0	la.		ns
tw(RH)	Pulse duration of the high state for the reset clock	40	Ja R		ns
^t TLXL	Time delay from the transport clock falling edge to the transfer clock falling edge	50	JE.		ns
^t TLWH	Time delay from the transport clock falling edge to the white reference clock rising edge	0		50	ns
^t XLTH	Time delay from the transfer clock falling edge to the rising edge of the next transport clock pulse	50			ns
t _r	Rise time (all clocks)	15			ns
tf	Fall time (all clocks)	5		100	ns





FIGURE 2. DEVICE TIMING REQUIREMENTS






†This counter chain counts transport clock periods to generate the exposure time interval. The data rate is twice the count rate.

FIGURE 3. DRIVER CIRCUIT FOR TESTING IMAGE SENSOR

^{*}VCC and VEE are the voltages that will produce the desired values of VIH and VIL, respectively, at the RCK, XCK, and TCK inputs.



TYPICAL CHARACTERISTICS

(In the circuit of Figure 3 with TA = $25\,^{\circ}$ C, fRCK = 0.5 MHz, t_{exp} = 10 ms, and all operating voltages at nominal recommended values, unless otherwise noted)




FIGURE 7

Spatial Frequency-cycles/mm

MODULATION TRANSFER FUNCTION




FIGURE 8

28.0

Spatial Frequency-cycles/mm

37.4

46.7

18.7


9.3

CCD Image Sensors/Support Functions

OUTPUT SIGNAL VOLTAGE RELATIVE TO

TYPICAL CHARACTERISTICS

(In the circuit of Figure 3 with $T_A = 25$ °C, $f_{RCK} = 0.5$ MHz, $t_{exp} = 10$ ms, and all operating voltages at nominal recommended values, unless otherwise noted)







FIGURE 10

MECHANICAL DATA



NOTE: The distance between the top surface of the window and the surface of the sensor is nominally 0.89 (0.035). This is determined by observing the vertical motion of a microscope focused first at one plane, then at the other.

ALL DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES



TL1591 SAMPLE-AND-HOLD CIRCUIT FOR CCD IMAGERS

D3327, SEPTEMBER 1989

- 15-MHz Sampling Rate
- 30-ns Acquisition Time
- Diode-Bridge Switch
- 25-MHz Bandwidth
- Low-Voltage Supply


D OR P PACKAGE (TOP VIEW)

ANLG VCC 8 DGTL VCC ANLG IN DGTL IN ANLG GND 6 DGTL GND ANLG OUT 5 SUB GND

description

The TL1591 is a monolithic integrated sample-and-hold circuit with excellent performance features using the BiFET process with Schottky-barrier diodes and designed for use with CCD area imagers. This device consists of an ultra-fast input buffer amplifier, a digital-controlled diode-bridge switch, and a high-impedance output buffer amplifier. The electronic switch is controlled by an LS-TTL-compatible logic input.

functional block diagram



2

CCD Image Sensors/Support Functions

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	7 V
Digital input voltage	0 to V _{CC}
Continuous total dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	25°C to 80°C
Storage temperature range	-55°C to 150°C

DISSIPATION RATING TABLE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 80°C POWER RATING
name D. sans	725 mW	5.8 mW/°C	406 mW
P	1000 mW	8.0 mW/°C	560 mW

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Supply voltage	4.75	5	5.5	٧
VIH	High-level digital input voltage	2			٧
VIL	Low-level digital input voltage			0.8	٧
V _{I(PP)}	Peak-to-peak analog input voltage		ii Sull/A	0.8	٧

electrical characteristics over operating free-air temperature range (unless otherwise noted)

PARAMETER		PARAMETER TEST CONDITIONS			UNIT
VIK	Input clamp voltage			-1.5	٧
V _{O(PP)}	Analog peak-to-peak output voltage		1.1		٧
I _{IH}	High-level input current	V _{CC} = 5.5 V, V _{IH} = 2.7 V		20	μΑ
IIL	Low-level input current	V _{CC} = 5.5 V, V _{IL} = 0.4 V	-0.28	-0.4	mA
Io	Analog output current		0.6		mA
Icc	Supply current	V _{CC} = 5.5 V	15	20	mA
rį	Input resistance		10		kΩ
ro	Analog output resistance		50		Ω

operating characteristics

	PARAMETER	MIN TYP [†]	MAX	UNIT
	Linearity	0.7%	2%	
A _v	Voltage amplification	0.8	0.9	V/V
	Sample-to-hold offset error	15		mV
	Sample-mode offset error	-50	50 -150	mV
	Hold-mode feedthrough		-50	dB
	Hold-mode droop		100	μV/μ

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25°C.



TL1591 SAMPLE-AND-HOLD CIRCUIT FOR CCD IMAGERS

dynamic characteristics (see Figure 1)

PARAMETER	MIN TYP†	MAX	UNIT
Acquisition time 0.6 V to 2% (see Note 1)	18		ns
Acquisition time 0.6 V to 1% (see Note 1)	31		ns
Hold-mode settling time (see Note 2)	35		ns
Sampling-mode bandwidth	25		MHz
Sampling rate		15	MHz

[†] All typical values are at V_{CC} = 5 V and T_A = 25°C.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. SAMPLE-HOLD DEFINITIONS

- NOTES: 1. Acquisition time is the time required, after the closing of the sampling switch, for the hold capacitor to charge to a full-scale voltage change and then remain within a specified error band around the final value.
 - Hold-mode settling time is the time from the hold command transistion until the output has settled within a specified error band around the final value.



TYPICAL CHARACTERISTICS





FIGURE 3. SAMPLE/HOLD ACCURACY VS COMMAND DURATION


NC-No internal connection

logic symbol†



[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram



Dual Inverting MOS Driver

Low Standby Power Dissipation

- Versatile Interface Circuit for Use between TTL Levels and Level-Shifted High-Current, High-Voltage Systems
- Inputs May Be Level-Shifted by Use of a Current Source or Capacitive Coupling or Driven Directly by a Voltage Source
- Designed to Be Functionally Interchangeable with National DS0026
- Capable of Driving High-Capacitance Loads
- V_{CC} Supply Voltage Variable over Wide Range to 22 V Maximum with Respect to VEE
- Operates from Standard Bipolar and/or MOS Supply Voltage
- High-Speed Switching
- Transient Overdrive Minimizes Power Dissipation

description


The TLD369 is a monolithic dual MOS driver and interface circuit that operates with either current-source or voltage-source input signals. The device accepts appropriate level-shifted input signals from TTL or other logic systems and provides high-current and high-voltage output levels suitable for driving MOS circuits. Specifically, it may be used to drive address, control, and/or timing inputs for several types of MOS RAMs and MOS shift registers.


The TLD369 operates from standard MOS and/or bipolar supplies in most applications. This device has been optimized for operation with V_{CC} supply voltage from 12 V to 20 V positive with respect to V_{EE}. However, it is designed so as to be usable over a wide range of V_{CC}.

Inputs of the TLD369 are referenced to the VEE terminal and contain a series current-limiting resistor. The device will operate with either positive current input signals or voltage input signals that are positive with respect to VEE. In many applications, the VEE terminal is connected to the MOS VDD supply of $-12\ V$ to $-15\ V$ with the inputs to be driven from TTL levels or other positive voltage levels. The required negative-level shifting may be done with an external p-n-p transistor current source or by use of capacitive coupling and appropriate input voltage pulse characteristics.

The TLD369 is characterized for operation from 0°C to 70°C.

CCD Image Sensors/Support Functions





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage range of VCC (see Note 1)	-0.5 V to 22 V
Input voltage	5.5 V
Continuous total dissipation at (or below) 25 °C free-air temperature (see Note 2)	1000 mW
Operating free-air temperature range	0°C to 70°C
Storage temperature range	-65°C to 150°C
Lead temperature 1/16 inch from case for 10 seconds	260°C

NOTES: 1. Voltage values are with respect to the VEE terminal unless otherwise noted.

2. For operation above 25°C free-air temperature, derate linearly to 640 mW at 70°C at the rate of 8.0 mW/°C.

recommended operating conditions

10.5 (2.5)	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	20	22	V
Operating free-air temperature, TA	meranga milit 800	boe t	70	°C

definition of input logic levels

	PARAMETER AND	MIN TYP	MAX	UNIT
VIH	High-level input voltage	2.5	4.5	V
VIL	Low-level input voltage		0.5	V
IH	High-level input current	8	20	mA
IIL	Low-level input current		1.5	mA



electrical characteristics over recommended ranges of VCC and operating free-air temperature (unless otherwise noted)


	PARAMETER	TEST CO	NDITIONS (See No	ote 3	3)	MIN	TYP	MAX	UNIT
VIK	Input clamp voltage	$I_{\parallel} = -15 \text{ mA}$						-1.5	V
		V _{IL} = 0.5 V,	$I_{OH} = -50 \mu A$	The same		V _{CC} -1 V _C	V 0.7		
		I _{IL} = 0.7 mA,	$I_{OH} = -50 \mu A$				VCC = 0.7		V
VOH	High-level output voltage	V _{IL} = 0.5 V,	$I_{OH} = -10 \text{ mA}$				Vac-18		
		$I_{IL} = 0.7 \text{ mA},$	$I_{OH} = -10 \text{ mA}$		0.000	VCC-2.3	VCC-1.0		
	TUPTUO	$V_{IH} = 2.5 V,$	IOL = 10 mA				0.15	0.3	
	Low-level output voltage	I _{IH} = 8 mA,	IOL = 10 mA			0.15		0.5	V
VOL		$V_{CC} = 10 \text{ V to } 22 \text{ V},$	$V_{IH} = 2.5 V,$	IOL	= 30 mA	0.2		0.4	V
	See Note 81	$V_{CC} = 10 \text{ V to } 22 \text{ V},$	I _{IH} = 8 mA,	IOL	= 30 mA			0.4	
Vok	Output clamp voltage	$V_1 = 0,$	$I_{OH} = 20 \text{ mA}$				1	VCC+1.5	V
119-11		I _I = 20 mA	The same of the				3.7	5	- 1
VI	Input voltage	I _I = 8 mA					2.4	3	V
		I _I = 1.5 mA			1		0.4	0.6	
		V _I = 4.5 V					27	45	
11	Input current	$V_1 = 2.5 \text{ V}$					9	15	mA
		V _I = 0.5 V						1.5	
ICC(H)	Supply current from V _{CC} , both outputs high	V _{CC} = 22 V, No load	Both inputs at 0	V,		- 01.02		0.5	mA
ICC(L)	Supply current from V _{CC} , both outputs low	V _{CC} = 22 V, No load	Both inputs at 3	V,	cos/		7	12	mA

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 20 \text{ V}$ and $T_{A} = 25 ^{\circ}\text{C}$.

NOTE 3: Many of these parameters are specified independently for either voltage source or current source external forcing functions at the inputs. Use the appropriate set of specifications for each application.

switching characteristics, VCC = 20 V, TA = 25 °C

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t DLH	Delay time, low-to-high level output	h-a	8	16	24	ns
tDHL	Delay time, high-to-low-level output	$C_L = 390 \text{ pF},$ $R_D = 10 \Omega,$	4	11	20	ns
^t TLH	Transition time, low-to-high-level output		8	18	30	ns
†THL	Transition time, high-to-low-level output		6	16	30	ns
tPLH	Propagation delay time, low-to-high-level output	See Figure 1	16	35	54	ns
tPHL	Propagation delay time, high-to-low-level output		10	28	50	ns



PARAMETER MEASUREMENT INFORMATION

NOTES: A. The pulse generator has the following characteristics: PRR = 1 MHz, $Z_{out} \approx 50~\Omega$. B. C_L includes probe and jig capacitance.

FIGURE 1. SWITCHING TIMES, EACH DRIVER

TYPICAL CHARACTERISTICS

TOTAL DISSIPATION (BOTH DRIVERS)





FIGURE 2



General Information	1
CCD Image Sensors and Support Functions	2
Optocouplers (Isolators)	3
Intelligent LED Displays	4
Infrared Emitters and Phototransistors	5
	9
Quality and Reliability	6
Applications	7

Optocouplers (Isolators)

3


GALLIUM ARSENIDE DIODE INFRARED SOURCE OPTICALLY COUPLED TO A HIGH-GAIN N-P-N SILICON PHOTOTRANSISTOR

- Photon Coupling for Isolator Applications
- Very High Current Transfer Ratio . . . 500%
- High-Voltage Electrical Isolation . . . 1-kV Rating
- Stable Over Wide Temperature Range
- Hermetically Sealed TO-72 Package

description

This optocoupler features an improved current transfer ratio (CTR) at an input of one milliampere making it ideal for coupling with isolation from low-output MOS and CMOS devices to power devices or other systems. Typical applications include motor-speed controls, numeric control systems, meters, and instrumentation.

mechanical data



*absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Input to-Output Voltage ±1 kV
Collector-Emitter Voltage
Emitter-Collector Voltage
Input Diode Reverse Voltage 2 V
Input Diode Continuous Forward Current at (or below) 65°C Free-Air Temperature (See Note 1) 40 mA
Continuous Collector Current 50 mA
Peak Diode Current ($t_W < 1 \mu s$, PRR $< 300 pps$)
Continuous Transistor Power Dissipation at (or below) 25° C Free-Air Temperature (See Note 2) 190 mW
Operating Free-Air Temperature Range
Storage Temperature Range
Lead Temperature 1/16 Inch from Case for 10 Seconds

NOTES: 1. Derate linearly to 125°C free-air temperature at the rate of 0.67 mA/°C.

2. Derate linearly to 125°C free-air temperature at the rate of 1.9 mW/°C.

^{*}JEDEC registered data. This data sheet contains all applicable JEDEC registered data in effect at the time of publication.



*electrical characteristics at 25°C free-air temperature (unless otherwise noted)

		TEST COM	SHONE	A HEL WIT	3N26	1	10.342	3N26	2		3N26	3	UNIT
P	ARAMETER	TEST CONI	DITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V(BR)CEO	Collector-Emitter Breakdown Voltage	I _C = 1 mA, I _F = 0	IE = 0,	40	ment	distant	40	jiH y	salv	40			٧
V _{(BR)ECO}	Emitter-Collector Breakdown Voltage	I _E = 100 μA, I _F = 0	IC = 0	7	loals	ind i	7	oV-i		7			٧
^I R	Input Diode Static Reverse Current	V _R = 2 V	eps de	NOTE OF	OYL	100	witos	itom	100			100	μА
		V _{CE} = 5 V, I _F = 1 mA		0.5			1		5	2		10	nitos
ubi 17 gaisi	On-State	V _{CE} = 5 V, I _F = 2 mA,	T _A = -55°C	0.7	hygr	uso pe	1.4	ii ns	estuda	2.8	10000	liqo ell	mA
IC(on)	Collector Current	V _{CE} = 5 V, I _F = 2 mA,	T _A = 100°C	0.5	(ion a	TERRILLI TERRILLI	1	nesa b	ageler	2	aprilion aprilion	u anod	
	tion of the second second	V _{CE} = 5 V, I _F = 10 mA,	See Note 3		50	and the same of th		80			90		redor
lar m	Off-State	V _{CE} = 20 V, I _F = 0	T HT MY TOWN		6	100		6	100	2361	6	100	nA
IC(off)	Collector Current	V _{CE} = 20 V, I _F = 0,	T _A = 100°C		4	100	tarro.	4	100	1.5	4	100	μА
	Input Diode Static	IF = 10 mA,	$T_A = -55^{\circ}C$	1		1.7	1		1.7	1	IN EAS	1.7	
VF	Forward Voltage	I _F = 10 mA		0.8	1.4	1.5	0.8	1.4		8.0	1.4	1,310.510	V
	Torward Vortage	I _F = 10 mA,	$T_A = 100^{\circ} C$	0.7		1.3	0.7	BULL	1.3	0.7	THE REAL PROPERTY.	1.3	
		I _C = 0.5 mA, I _F = 2 mA				0.3				Toser.			
V _{CE} (sat)	Collector Emitter Saturation Voltage	I _C = 1 mA, I _F = 2 mA	N-16/7			E2 1			0.3		ira V		V
		I _C = 2 mA, I _F = 2 mA							oto.or	15,0	1910	0.3	
rio	Input-to-Output Internal Resistance	V _{in-out} = ±1 kV,	See Note 4	1011	1012		1011	1012	X,EA	1011	1012	AND I	Ω
Cio	Input-to-Output Capacitance	V _{in-out} = 0, See Note 4	f = 1 MHz,		2.5	5		2.5	5		2.5	5	pF

*switching characteristics at 25°C free-air temperature

PARAMETER				3N261			3N262				3	UNIT	
				MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
tr	Rise Time	V _{CC} = 10 V,	IF(on) = 5 mA		10	20		10	20	oV III	15	25	μs
tf	Fall Time	$R_L = 100 \Omega$,	See Figure 1		10	20		10	20	110	15	25	μs

NOTES: 3. This parameter must be measured using pulse techniques, $t_W = 100 \,\mu\text{s}$, duty cycle $\leq 1\%$.

 These parameters are measured between all the input diode leads shorted together and all the phototransistor leads shorted together.

*JEDEC registered data.





3

Optocouplers (Isolators)

PARAMETER MEASUREMENT INFORMATION

Adjust amplitude of input pulse for





- NOTES: a. The input waveform is supplied by a generator with the following characteristics: $z_{out} = 50 \Omega$, $t_r \le 15 \text{ ns}$, duty cycle $\approx 1\%$, $t_{tot} = 100 \mu s$.
 - b. Waveforms are monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF.

FIGURE 1-SWITCHING TIMES

TYPICAL CHARACTERISTICS

INPUT DIODE FORWARD CONDUCTION CHARACTERISTICS





FIGURE 2

TYPICAL CHARACTERISTICS

3N262

COLLECTOR CURRENT

COLLECTOR-EMITTER VOLTAGE



3N262 COLLECTOR CURRENT

COLLECTOR-EMITTER VOLTAGE




FIGURE 3 3N262

COLLECTOR CURRENT

COLLECTOR-EMITTER VOLTAGE




FIGURE 4

3N262 COLLECTOR CURRENT

COLLECTOR-EMITTER VOLTAGE





FIGURE 6


NOTE 5: This parameter was measured using pulse techniques, $t_W = 100 \mu s$, duty cycle = 1%.

FIGURE 5





TYPICAL CHARACTERISTICS






NOTE 5: This parameter was measured using pulse techniques. $t_{\rm W}$ = 100 μ s, duty cycle = 1%.







Optocouplers (Isolators)


3-8

Optocouplers (Isolators)

JEDEC REGISTERED DEVICES GALLIUM ARSENIDE DIODE INFRARED SOURCE OPTICALLY COUPLED TO A HIGH-GAIN N-P-N SILICON PHOTOTRANSISTOR

- JAN, JAN TX, JAN TXV Versions Available
- Base Lead Provided for Conventional Transistor Biasing
- High Overall Current Gain . . . 1.5 Typ (4N24)
- High-Gain, High-Voltage Transistor. . . hFE = 700 Typ (4N24), V(BR)CEO = 35 V MIN
- High-Voltage Electrical Isolation . . . 1-kV Rating
- Stable over Wide Temperature Range

*mechanical data



*absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Input-to-Ou	utput Voltag	e													5.						do		±1 k
Collector-B	ase Voltage																						. 35
Collector-E	mitter Volta	ge								TIO		14											. 35
Emitter-Bas	se Voltage .																						4
Input Diod	e Reverse Vo	oltage																					2
Input Diod	e Continuou	s Forward	Curre	nt at	(or	belo	w) 6	5°C	Fre	e-A	ir Te	emp	era	ture	(Se	e N	ote	1)	100				40 m
Continuous	Collector C	urrent																					50 m
Peak Diode	Current (Se	e Note 2)					tion)			anu e								110	1862				1
Continuous	Transistor I	Power Diss	ipation	at (or b	elow) 25	°CF	ree	-Air	Ten	npe	ratu	re (See	No	te 3	3) .				. 3	00 m
Storage Ter	mperature R	ange																		-5	55° (Cto	125
	erature 1,6 i																						

- NOTES: 1. Derate linearly to 125°C free-air temperature at the rate of 0.67 mA/°C.

 - 2. This value applies for $t_W \le 1~\mu s$, PRR $\le 300~pps$. 3. Derate linearly to 125°C free-air temperature at the rate of 3 mW/°C.

^{*}JEDEC registered data. This data sheet contains all applicable JEDEC registered data in effect at the time of publication.



*electrical characteristics at 25°C free-air temperature (unless otherwise noted)

	ADAMETED	TEST OO	NDITIONS		4N22			4N23				UNIT	
,	PARAMETER	TEST COI	NDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNI
V(BR)CBO	Collector-Base Breakdown Voltage	I _C = 100 μA, I _F = 0	IE = 0,	35	of be	biver	35	1.50	ea.	35			V
V _(BR) CEO	Collector-Emitter Breakdown Voltage	I _C = 1 mA, I _F = 0	1 _B = 0,	35	etio.	riuer; /-rigit	35	S-rig	illi	35			V
V _{(BR)EBO}	Emitter-Base Breakdown Voltage	I _E = 100 μA, I _F = 0	IC = 0,	4			4			4			V
IR	Input Diode Static Reverse Current	V _R = 2 V	eges Range	18160	meT	100	1880	elds	100			100	μА
		V _{CE} = 5 V, I _F = 2 mA	I _B = 0,	0.15			0.2			0.4			losn
IC(on)	On-State	V _{CE} = 5 V, I _F = 10 mA,	$I_B = 0$, $T_A = -55^{\circ}C$	1	4,0181	rojuž	2.5	вота	8,230	4			mA
'C(on)	Collector Current	V _{CE} = 5 V, I _F = 10 mA	I _B = 0,	2.5	4		6	8		10	15		
		V _{CE} = 5 V, I _F = 10 mA,	I _B = 0, T _A = 100°C	1		Isla	2.5	CSTAIL	MH NGA	4			
les so	Off-State	V _{CE} = 20 V, I _F = 0	I _B = 0,			100		h.	100	1972		100	nA
IC(off)	Collector Current	V _{CE} = 20 V, I _F = 0,	I _B = 0, T _A = 100°C	3		100	T		100			100	μА
	Input Diode Static	IF = 10 mA,	$T_A = -55^{\circ}C$	1		1.5	1		1.5	1		1.5	200
VF	Forward Voltage	I _F = 10 mA	BU THE PAR	0.8		1.3	0.8		1.3	0.8	-5	1.3	V
	Torward vortage	I _F = 10 mA,	$T_A = 100^{\circ}C$	0.7		1.2	0.7	10.55	1.2	0.7		1.2	
		I _C = 2.5 mA, I _F = 20 mA	I _B = 0,	A de de		0.3				-8-			
V _{CE(sat)}	Collector-Emitter Stauration Voltage	I _C = 5 mA, I _F = 20 mA	I _B = 0,	7,0 mm	No. wa	Footby to	et-mil)	i Perin	0.3	edvered a	leson. J		V
		I _C = 10 mA, I _F = 20 mA	I _B = 0,	egap se	o per per	and man	material land (etc	en le	d.0) ini	TH SUN	the sale	0.3	
rio	Input-to-Output Internal Resistance	V _{in-out} = ±1 kV,	See Note 5	1011	FT 1841	2,308	1011	a duc	PERMEN	1011	CBMI.	JJA	Ω
Cio	Input-to-Output Capacitance	V _{in-out} = 0, See Note 4	f = 1 MHz,			5			5			5	pF

*switching characteristics at 25°C free-air temperature


PARAMETER		TEST CONDITIONS		4N22			4N23			1 . A	4N24		LINUT				
		TEST C	TEST CONDITIONS			MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT				
tr	Rise Time	V _{CC} = 10 V,	IF(on) = 10 mA,	7.7.7	11-1	15	17.01.2	7237	15	EF WIT S	-2 mp v.m	20	μs				
tf	Fall Time	Fall Time $R_L = 100 \Omega$,		3.15	3.44	2.43	4 1 1	3.13		15		- Shell	15	I DE SIVI	35431353	20	μs

NOTE 4: These parameters are measured between all the input diode leads shorted together and all the phototransistor leads shorted together.



^{*}JEDEC registered data

*PARAMETER MEASUREMENT INFORMATION




NOTES: a. The input waveform is supplied by a generator with the following characteristics: $Z_{out} = 50 \Omega$, $t_r \le 15 \text{ ns}$, $t_W = 100 \mu \text{s}$, duty cycle $\approx 1\%$.

b. Waveforms are monitored on an oscilloscope with the following characteristics: $t_r \leqslant 12$ ns, $R_{in} \geqslant M\Omega$, $C_{in} \leqslant 20$ pF.

*JEDEC registered data

FIGURE 1-SWITCHING TIMES




NOTE 5: This parameter was measured using pulse techniques. $t_W = 100 \mu s$, duty cycle = 1%.





INPUT DIODE FORWARD CONDUCTION CHARACTERISTICS

orward Voltage-vThe Normalized to value at $T_A = 25^{\circ}$ C

GURE 5 PHOTOTRANSISTOR COLLECTOR CURRENT FIGURE 6







NOTE 6: This parameter was measured in the test circuit of Figure 1 with R $_{L}$ varied between 40 Ω and 10 k Ω .



3-12


Optocouplers (Isolators)

Optocouplers (Isolators)

JEDEC REGISTERED DEVICES GALLIUM ARSENIDE DIODE INFRARED SOURCE OPTICALLY COUPLED TO A HIGH-GAIN N-P-N SILICON PHOTOTRANSISTOR

- Both Input and Output Circuits Are Isolated from the Can
- JAN, JAN TX, JAN TXV Versions Available
- High Overall Current Gain . . . 1.5 Typ (4N24A)
- High-Gain, High-Voltage Transistor . . . hFE = 700 Typ (4N24A),
 V(BR)CEO = 35 V Min
- High-Voltage Electrical Isolation . . . 1-kV Rating
- Stable over Wide Temperature Range

^{*}mechanical data



*absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Input-to-output voltage
Collector-base voltage
Collector-emitter voltage
Emitter-base voltage
Input diode reverse voltage
Input diode continuous forward current at (or below) 65 °C free-air temperature
(see Note 1)
Continuous collector current
Peak diode current (see Note 2)
Continuous transistor power dissipation at (or below) 25 °C free-air temperature
(see Note 3)
Operating free-air temperature range
Storage temperature range – 55 °C to 125 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

* JEDEC registered data. This data sheet contains all applicable JEDEC registered data in effect at the time of publication. NOTES: 1. Derate linearly to 125°C free-air temperature at the rate of 0.67 mA/°C.

- 2. This value applies for $t_W \le 1 \mu s$, PRR $\le 300 pps$.
- 3. Derate linearly to 125 °C free-air temperature at the rate of 3 mW/°C.

TEXAS INSTRUMENTS

*electrical characteristics at 25 °C free-air temperature (unless otherwise noted)

		TEST CONE	NTIONO	UIB I	4N22A	ta	D-HSD	4N23A		4N24	A	UNIT
P	ARAMETER	TEST CONL	DITIONS	MIN	TYP M	AΧ	MIN	TYP MA	MIN	TYP	MAX	UNIT
V(BR)CBO	Collector-base breakdown voltage	TANK WITH THE	I _E = 0,	35	Circuit	in	35	Input and	35	0		V
V(BR)CEO	Collector-emitter breakdown voltage	0	I _B = 0,	35	nini		35) Reservo	35	6		V
V(BR)EBO	Emitter-base breakdown voltage	A Charles which the latest	I _C = 0,	4	ga Tran	et	4	Snin, Hig	4	0		V
R	Input diode static reverse current	V _R = 2 V	olesii Vii-E	ne	Impost 1	00	goel:	10	0		100	μА
		$V_{CE} = 5 V$, $I_F = 2 mA$	I _B = 0,	0.15	nutimeq	110	0.2	W sevo s	0.4	6		
lo.	On-state	$V_{CE} = 5 V$, $I_F = 10 \text{ mA}$,	$I_B = 0$, $T_A = -55$ °C	1			2.5		4	erat	cleain	mA
C(on)	collector current	$V_{CE} = 5 V$, $I_F = 10 \text{ mA}$	$I_B = 0$,	2.5	4	110	6	8	10	15		
		V _{CE} = 5 V, I _F = 10 mA,	$I_B = 0,$ $T_A = 100 ^{\circ}C$	1			2.5		4			
le u	Off-state	$V_{CE} = 20 \text{ V},$ $I_{F} = 0$	I _B = 0,		1	00	ue (Sec.)	10		MARINE.	100	nA
C(off)	collector current	$V_{CE} = 20 \text{ V},$ $I_F = 0,$	$I_B = 0$, $T_A = 100$ °C	1	1	00		10			100	μА
1113	Input diode static	$I_F = 10 \text{ mA},$	$T_A = -55$ °C	1	1	.5	1	1.	5 1		1.5	50 103
VF	forward voltage	I _F = 10 mA	PO HELL STORY	0.8	1	.3	0.8	1.	3 0.8		1.3	V
	Torward voltage	I _F = 10 mA,	$T_A = 100$ °C	0.7	1	.2	0.7	1.	2 0.7		1.2	9
		I _C = 2.5 mA, I _F = 20 mA	I _B = 0,	0	C	0.3		Lag. Mr.	2015			
VCE(sat)	Collector-emitter saturation voltage	$I_C = 5 \text{ mA},$ $I_F = 20 \text{ mA}$	I _B = 0,	ner 8d.) O spring	or and on the	et 418 mail	idis nata toam n	nder day 0.	3		193	٧
		I _C = 10 mA, I _F = 20 mA	I _B = 0,	e des	ENDIN	8.1	ina w	ONS ARE	EMSMI	2 RAS	0.3	4
10	Input-to-output internal resistance	$V_{in-out} = \pm 1 \text{ kV},$	See Note 4	1011	169-161		1011	ts appli	1011	embe	urn ak	Ω
Cio	Input-to-output capacitance	V _{in-out} = 0, See Note 4	f = 1 MHz,			5		ge	5 lov 3	ughi	5	pF


*switching characteristics at 25 °C free-air temperature

	PARAMETER	AMETER TEST CONDITIONS				4N23A	-	4N24A	
PARAMETER		TEST CONDITIONS	MIN	TYP MAX	MIN	TYP MAX	MIN	TYP MAX	UNIT
tr	Rise time	VCC = 10 V, IF(on) = 10 mA,		15		15		20	μS
tf	Fall time	$R_L = 100 \Omega$, See Figure 1		15		15	doelle	20	μS

NOTE 4: These parameters are measured between all the input diode leads shorted together and all the phototransistor leads shorted together.


* JEDEC registered data

*PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input waveform is supplied by a generator with the following characteristics: $Z_{out} = 50 \Omega$, $t_r \le 15 \text{ ns}$, $t_W = 100 \mu \text{s}$, duty cycle = 1%.

B. Waveforms are monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF. * JEDEC registered data



NOTE 5: This parameter was measured using pulse techniques, $t_W = 100 \mu s$, duty cycle = 1%.



†Normalized to value at TA = 25° C

FIGURE 5

PHOTOTRANSISTOR COLLECTOR CURRENT

FIGURE 6

IGOILE

IF-Input-Diode Forward Current-mA
FIGURE 7


OFF-STATE COLLECTOR CURRENT

FREE-AIR TEMPERATURE 10 000 VCE = 20 V 1 000 IB = 0 IF = 0 Curi 100 C(off)-Off-State Collector 10 0.1 0.01 0.001 -50 50 75 25 TA-Free-Air Temperature-°C

FIGURE 8

AVERAGE SWITCHING TIME

40



NOTE 6: This parameter was measured in the test circuit of Figure 1 with RL varied between 40 Ω and 10 k Ω .

0.1



Optocouplers (Isolators

This processing applies only to optocouplers ordered under part numbers shown below:

JAN4N22, JAN4N22A, JANTX4N22, JANTX4N22A, JANTXV4N22, JANTXV4N22A JAN4N23, JAN4N23A, JANTX4N23, JANTX4N23A, JANTXV4N23, JANTXV4N23A JAN4N24, JAN4N24A, JANTX4N24, JANTX4N24A, JANTXV4N24, JANTXV4N24A

TEST (PER MIL-S-19500/486A)	MIL-STD-750 TEST METHOD	JAN	JANTX	JANTX
100% Processing	202, Welliam 25'ST	GHZ-JH	11-ESD (185)	
Internal visual	2072		guramba?	×
Storage: T _A = 125°C, t = 72 h	_		X	×
Temperature cycle: -55°C to 125°C, 10 cycles	1051		x	×
Constant acceleration: 20,000 G, Y ₁ axis	2006		×	×
High-temperature reverse bias: I _F = 0, T _A = 125°C, V _{CB} = 20 V, t = 96 h	1039		×	×
Power burn-in: I _F = 40 mA, P _D = 275 ± 25 mW, t = 168 h	1039		X	×
Hermetic seal, fine	1071 Cond. G or H		X	×
Hermetic seal, gross	1071 Cond. C or D		x	×
External visual	2071		×	×
	a frigological and a		dina dilh	
Product Acceptance	distant STEAL and the		N COULT	
Group A				
External visual: LTPD is 10 for JAN, 7 for JANTX and JANTXV	2071	×	X	×
Electrical: T _A = 25°C, LTPD is 7 for JAN, 5 for JANTX and JANTXV	as needed	×	×	×
Electrical: T _A = 100°C, LTPD is 10 for JAN, 7 for JANTX and JANTXV	as needed	×	×	×
Electrical: $T_A = -55^{\circ}C$, LTPD is 10 for JAN, 7 for JANTX and JANTXV	as needed	×	×	×
Group B-1: LTPD = 15				
Solderability	2026	×	X	×
Thermal shock	1051 Cond. B	×	X	×
Thermal shock	1056 Cond. A	×	X	×
Hermetic seal, fine	1071 Cond. G or H	X	×	×
Hermetic seal, gross	1071 Cond. C or D	×	X	×
Moisture resistance	1021	X	X	×
Group B-2: LTPD = 10				
Shock: 1500 G	2016	X	X	X
Vibration: 50 G	2056	×	X	×
Acceleration: 30,000 G	2006	X	Х	×
Group B-3: LTPD = 20				
Isolation voltage: V _{IO} = 150 V, T _A = 125°C, t = 24 h	1016	×	X	×
Group B-4: LTPD is 7 for JAN, 5 for JANTX and JANTXV				
High temperature life (nonoperating): T _A = 125°C, t = 340 h	1032	×	X	×
Group B-5: LTPD is 7 for JAN, 5 for JANTX and JANTXV				
Steady-state operating life: t = 340 h	1027	X	X	X

TEST (PER MIL-S-19500/486A)	MIL-STD-750 TEST METHOD	JAN	JANTX	JANTXV
(Group C tests are run on one lot every six months) Group C-1	MAL ACCUMULAL	NAMES	M.	
Barometric pressure: LTPD = 10	1001	×	×	×
Group C-2				
Physical dimensions: LTPD = 20	2066	X	×	×
Group C-3 (MIL-STD 202, Method 215)		01	instance 1 /8	107
Resistance to solvents: LTPD = 10	- 455+1	×	X	×
Group C-4	1 " x 2 " 1 36" C to (1)5" C, 10 a	eventure	AT regers motorcare	
Terminal strength: LTPD = 10	2036 Cond. E	X	×	×
Group C-5		vert ean)	MORTHY VIQ	
Salt atmosphere: LTPD = 10	1041	×	×	×
Group C-6		septy.	nes pirentes	
High-temperature life (nonoperating): T _A = 125°C, t = 1000 h, LTPD is 7 for JAN, 5 for JANTX and JANTXV	1032	×	×	×
			A sum	0
Group C-7 Steady-state operating life: t = 1000 h, LTPD is 7 for JAN, 5 for JANTX and JANTXV	1027	×	×	×




COMPATIBLE WITH STANDARD TTL INTEGRATED CIRCUITS

- Gallium Arsenide Diode Infrared Source Optically Coupled to a Silicon N-P-N Phototransistor
- High Direct-Current Transfer Ratio
- High-Voltage Electrical Isolation . . . 2.5-kV, 1.5-kV, or 0.5-kV Rating
- Plastic Dual-In-Line Package
- High-Speed Switching . . . $t_r = 2 \mu s$, $t_f = 2 \mu s$ Typical

mechanical data

The package consists of a gallium arsenide infrared-emitting diode and an n-p-n silicon phototransistor mounted on a 6-lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high-humidity conditions. Unit weight is approximately 0.52 grams.



absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

*Peak Input-to-Output Voltage:	4N25
	4N26, 4N27
	4N28 ±0.5 kV
*Collector-Base Voltage	70 V
*Collector-Emitter Voltage (See	Note 1)
*Emitter-Collector Voltage	7 V
Emitter-Base Voltage	7 V
*Input-Diode Reverse Voltage .	
*Input-Diode Continuous Forwar	d Current at (or below) 25 °C Free-Air Temperature (See Note 2) 80 mA
*Input-Diode Peak Forward Curre	ent (t _W = 300 μs, duty cycle = 2%)
*Continuous Power Dissipation a	at (or below) 25°C Free-Air Temperature:
Infrared-Emitting Diode (See	Note 3)
Phototransistor (See Note 3)	150 mW
Total, Infrared-Emitting Diod	e plus Phototransistor (See Note 4)
*Storage Temperature Range	
*Lead Temperature 1.6 mm (1/1	6 inch) from Case for 10 Seconds

*JEDEC registered data. This data sheet contains all applicable JEDEC-registered data in effect at the time of publication.

- NOTES: 1. This value applies when the base-emitter diode is open-circulated.
 - 2. Derate linearly to 100 °C free-air temperature at the rate of 1.33 mA/ °C.
 - 3. Derate linearly to 100°C free-air temperature at the rate of 1.33 ma/ c.
 - 4. Derate linearly to 100 °C free-air temperature at the rate of 3.33 mW/°C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



electrical characteristics at 25 °C free-air temperature (unless otherwise noted)

	Coupled to a	Diods Interest Source Limited	4N	25, 41	126	4N	27,4N	28	
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNI
*V(BR)CBC	Collector-Base Breakdown Voltage	IC = 100 μA, IE = 0, IF = 0	70	L. Company	are sin	70			٧
*V(BR)CEO	Collector-Emitter Breakdown Voltage	$I_C = 1 \text{ mA}, I_B = 0, I_F = 0$	30			30			V
*V(BR)ECO	Emitter-Collector Breakdown Voltage	$I_E = 100 \mu A$, $I_B = 0$, $I_F = 0$	7	parle	Mo-sil	7	375		V
*IR	Input Diode Static Reverse Current	V _R = 3 V	41.00	American State	100	143 15		100	μΑ
*IC(on	On-State Collector Current (Phototransistor Operation)	V _{CE} = 10 V, I _B = 0, I _F = 10 mA	2	5	pE-ni	1	3		mA
IC(on)	On-State Collector Current (Photodiode Operation)	V _{CB} = 10 V, I _E = 0, I _F = 10 mA		20			20	inala	μΑ
*IC(off)	Off-State Collector Current (Phototransistor Operation)	V _{CE} = 10 V, I _B = 0, I _F = 0	s muit	1	50	ervoa :	1	50	nA
*IC(off)	Off-State Collector current (Photodiode Operation)	V _{CB} = 10 V, I _E = 0, I _F = 0	NAME AND	0.1	20	n rizw	0.1	20	nA
*VF	Input Diode Static Forward Voltage	IF = 10 mA		1.25	1.5		1.25	1.5	V
*VCE(sat)	Collector-Emitter Saturation Voltage	$I_C = 2 \text{ mA}, I_B = 0, I_F = 50 \text{ mA}$	- 16	0.25	0.5		0.25	0.5	V
rio	Input-to-Output Internal resistance	Vin-out = ±2.5 kV for 4N25, ±1.5 kV for 4N26, 4N27, ±0.5 kV for 4N28, See Note 5	10 ¹¹	1012		1011	1012		Ω
Cio	Input-to-Output Capacitance	Vin-out = 0, f = 1 MHz, See Note 5	7.77	1	0.00		1		pF

*JEDEC registered data


NOTE 5: These parameters are measured between both input diode leads shorted together and all the phototransistor leads shorted together.

switching characteristics at 25 °C free-air temperature

PARAMETER			TEST CONI	TYP	UNIT	
tr	Rise Time	Phototransistor	V _{CC} = 10 V, I _B = 0	$O, I_{C(on)} = 2 mA,$	2	
tf	Fall Time	Operation	$R_L = 100 \Omega$, See Te	est Circuit A of Figure 1	2	μS
tr	Rise Time	Photodiode	VCC = 10 V, IE = 0	$I_{C(on)} = 20 \mu A$	1	
tf	Fall Time Opera	Operation	$R_L = 1 k\Omega$, See Te	est Circuit B of Figure 1	diser on Inches	μS

PARAMETER MEASUREMENT INFORMATION

Adjust amplitude of input pulse for: $I_{C(on)} = 2 \text{ mA}$ (Test Circuit A) or $I_{C(on)} = 20 \mu \text{A}$ (Test Circuit B)



- NOTES: a. The input waveform is supplied by a generator with the following characteristics: $Z_{Out} = 50 \Omega$, $t_r \le 15$ ns, duty cycle $\approx 1\%$, $t_W = 100 \mu s$.
 - b. The output waveform is monitored on an oscilloscope with the following characteristics: $t_r \leqslant 12$ ns, $R_{in} \geqslant 1$ M Ω , $C_{in} \leqslant 20$ pF.

FIGURE 1 - SWITCHING TIMES




COMPATIBLE WITH STANDARD TTL INTEGRATED CIRCUITS

- Gallium Arsenide Diode Infrared Source Optically Coupled to a Silicon N-P-N Phototransistor
- High Direct-Current Transfer Ratio
- High-Voltage Electrical Isolation . . . 1.5 kV, 2.5 kV, or 3.55 kV Rating
- Plastic Dual-In-Line Package
- High-Speed Switching: $t_r = 7 \mu s$, $t_f = 7 \mu s$ Typical
- **Typical Applications Include Remote** Terminal Isolation, SCR and Triac Triggers, Mechanical Relays, and Pulse Transformers

mechanical

The package consists of a gallium arsenide infrared-emitting diode and an n-p-n silicon phototransistor mounted on a 6-lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high-humidity conditions. Unit weight is approximately 0.52 grams.



*absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

		4N35 4N36 4N37
Input-to-Output Peak Voltage (8-ms	half sine wave)	3.55 kV 2.5 kV 1.5 kV
Input-to-Output Root-Mean-Square	Voltage (8-ms half sine wave)	2.5 kV 1.75 kV 1.05 kV
Collector-Base Voltage		
	1)	
	. Strategy and a rest, use a serior	
Input-Diode Forward Current: Cont	tinuous	
	(1 μs, 300 pps)	
Continuous Power Dissipation at (or	below) 25°C Free-Air Temperature:	
Infrared-Emitting Diode (See	Note 2)	
	97746	
Continuous Power Dissipation at (or		
	Note 4)	100 mW —
	h) from Case for 10 Seconds	

- This value applies when the base-emitter diode is open-circuited.

 - Derate linearly to 100° C free-air temperature at the rate of 1.33 mW/° C.

 Derate linearly to 100° C free-air temperature at the rate of 4 mW/° C.

 Derate linearly to 100° C lead temperature at the rate of 4 mW/° C.

 Derate linearly to 100° C lead temperature at the rate of 1.33 mW/° C. Lead temperature is measured on the collector lead 0.8 mm (1/32 inch) from the case.
 - 5. Derate linearly to 100°C lead temperature at the rate of 6.7 mW/°C.

*JEDEC registered data. This sheet contains all applicable registered data in effect at the time of publication.



electrical characteristics at 25°C free-air temperature

	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT
V(BR)CBO	Collector-Base Breakdown Voltage	I _C = 100 μA, I _F = 0	IE = 0,	70*	amords	Nation of the Land	٧
V(BR)CEO	Collector-Emitter Breakdown Voltage	I _C = 10 mA, I _F = 0	I _B = 0,	30*	mžią V	dgib	٧
V(BR)EBO	Emitter-Base Breakdown Voltage	I _E = 100 μA, I _F = 0	I _C = 0,	7*			٧
IRo bathuoi	Input Diode Static Reverse Current	V _R = 6 V	abinero mullip	a de estac	on spin	10*	μА
110	Input-to-Output Current	V _{IO} = rated peak value,	t = 8 ms	Perallul (NO)		100	μА
		V _{CE} = 10 V, I _B = 0	I _F = 10 mA,	10*	iett ar	io Puu io Hibé	02
IC(on)	On-State Collector Current	V _{CE} = 10 V, I _B = 0,	I _F = 10 mA, T _A = -55°C	4*			mA
		V _{CE} = 10 V,	I _F = 10 mA T _A = 100°C	4*			
	July astes ye netty	V _{CE} = 10 V, I _B = 0	l _F = 0,		1	50	nA
C(off)	Off-State Collector Current	V _{CE} = 30 V, I _B = 0,	I _F = 0, T _A = 100°C			500*	μА
hFE	Transistor Static Forward Current Transfer Ratio	V _{CE} = 5 V, I _F = 0	I _C = 10 mA,	L TO	500	h	
HI SELECT		I _F = 10 mA	I I I HIDE	0.8*		1.5*	
	Input Diode Static	IF = 10 mA,	$T_A = -55^{\circ}C$	0.9*		1.7*	V
VF	Forward Voltage	I _F = 10 mA, T _A = 100°C	BL SHETTER SLLAN	0.7*		1.4*	
VCE(sat)	Collector-Emitter Saturation Voltage	I _C = 0.5 mA, I _B = 0	I _F = 10 mA,	ennizer de	ennixe	0.3*	٧
rio	Input-to-Output Internal Resistance	V _{IO} = 500 V,	See Note 6	1011*	overuc)	-01-714	Ω
Cio	Input-to-Output Capacitance	V _{IO} = 0, See Note 6	f = 1 MHz,	Roor-Mer	1	2.5*	pF

NOTE 6: These parameters are measured between both input-diode leads shorted together and all the phototransistor leads shorted together.


*switching characteristics at 25°C free-air temperature

9	PARAMETER	TEST COND	TEST CONDITIONS			
ton	Turn-on time V _{CC} = 1 R _L = 10	V _{CC} = 10 V,	I _{C(on)} = 2 mA, See Figure 1	political bases	10	μs
toff		musingmet beat	1 dis (words to the se-	s Posine Disalge	10	μs

^{*}JEDEC registered data.

PARAMETER MEASUREMENT INFORMATION

Adjust amplitude of input pulse for IC(on) = 2 mA




NOTES: a. The input waveform is supplied by a generator with the following characteristics: Z_{out} = 50 Ω , $t_r \le$ 15 ns, duty cycle \approx 1%, t_W = 100 μ s.

b. The output waveform is monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF


FIGURE 1-SWITCHING TIMES

TYPICAL CHARACTERISTICS



COLLECTOR CURRENT

INPUT-DIODE FORWARD CURRENT



3

Optocouplers (Isolators)

COLLECTOR CURRENT

VF-Forward Voltage-V

FIGURE 5

COLLECTOR-EMITTER VOLTAGE





FIGURE 7

RELATIVE ON-STATE COLLECTOR CURRENT

FIGURE 6

FREE-AIR TEMPERATURE



NOTES: 7. Pulse operation of input diode is required for operation beyond limits shown by dotted lines.

8. These parameters were measured using pulse techniques. $t_{\rm W}$ = 1 ms, duty cycle \leq 2%.



- JAN, JANTX, JANTXV Versions Available
- Very High Current Transfer Ratio . . . 500% Typical (4N49)


GALLIUM ARSENIDE DIODE INFRARED SOURCE OPTICALLY COUPLED

- Photon Coupling for Isolator Applications
- Base Lead Provided for Conventional Transistor Biasing
- High-Speed Photodiode-Mode Operation
- High-Voltage Electrical Isolation . . . 1-kV Rating
- Stable over Wide Temperature Range
- Hermetically Sealed Package

description

This optocoupler features an improved current transfer ratio (CTR) at an input of one milliampere making it ideal for coupling with isolation from low-output MOS and CMOS devices to power devices or other systems. Typical applications include motor-speed controls, numeric systems, meters, and instrumentation.

*mechanical data



*absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Input-to-Output Voltage
Collector-Emitter Voltage
Collector-Base Voltage
Emitter-Base Voltage
Input Diode Reverse Voltage
Input Diode Continuous Forward Current at (or below) 65°C Free-Air Temperature (See Note 1) 40 mA
Continuous Collector Current
Peak Diode Current (See Note 2)
Continuous Transistor Power Dissipation at (or below) 25°C Free-Air Temperature (See Note 3) 300 mW
Operating Free-Air Temperature Range
Storage Temperature Range
Lead Temperature 1/16 Inch (1.6 mm) from Case for 10 Seconds

NOTES: 1. Derate linearly to 125° C free-air temperature at the rate of 0.67 mA/° C.

- 2. This values applies for $t_W \le 1 \mu s$, PRR $\le 300 pps$.
- 3. Derate linearly to 125° C free-air temperature at the rate of 3 mW/° C.

PRODUCTION DATA documents contain information PRUDUCTION 1A documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1981, Texas Instruments Incorporated

Optocouplers (Isolators)

^{*}JEDEC registered data, This data sheet contains all applicable JEDEC registered data in effect at the time of publication.

*electrical characteristics at 25°C free-air temperature (unless otherwise noted)

Walling II				I von	4N47		231	4N48			4N49		UNI
	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNI
V(BR)CBO	Collector-Base Breakdown Voltage	I _C = 100 μA, I _F = 0	IE = 0,	45	Anai	r Cur	45	Very		45			V
V(BR)CEO	Collector-Emitter Breakdown Voltage	I _C = 1 mA, I _F = 0	I _B = 0,	40	bobl	royal I	40	#28 8		40			v
V _{(BR)EBO}	Emitter-Base Breakdown Voltage	I _E = 100 μA, I _F = 0	IC = 0,	7	bozo	etil Phi	7	Hìgh	0	7			V
I _R	Input Diode Static Reverse Current	V _R = 2 V	f noispic	sel lepi	itoel	100	loV	dylle	100			100	μА
	On-State Collector Current (Phototransistor Mode)	V _{CE} = 5 V, I _F = 1 mA	I _B = 0,	0.5	nefoe	ally S	1	ильте Неги	5	2		10	
IC(on)		V _{CE} = 5 V, I _F = 2 mA,	I _B = 0, T _A = -55°C	0.7			1.4			2.8		prior	mA
'C(on)		V _{CE} = 5 V, I _F = 2 mA,	I _B = 0, T _A = 100°C	0.5	ub ba	vena on fro	1	esmu intrh	zaet : V poi	2	(10) (0)	o sin	, mA
		V _{CE} = 5 V, I _F = 10 mA,	I _B = 0, See Note 4	eloga-id	50	abuk	nl en	80	lqqa	Laiqy	90	notay	
C(on)	On-State Collector Current (Photodiode Mode)	V _{CB} = 5 V, I _E = 0	I _F = 10 mA,	30	80	28.19	30	80	aluo:	30	80	10 1016	μА
	Off-State Collector Current	V _{CE} = 20 V, I _F = 0	1B = 0'		6	100	an 2019	6	100		6	100	nA
IC(off)	(Phototransistor Mode)	V _{CE} = 20 V, I _F = 0,	I _B = 0, T _A = 100°C	1	4	100		4	100	M T	4	100	μА
C(off)	Off-State Collector Current (Photodiode Mode)	V _{CB} = 20 V, I _F = 0	I _E = 0,		1	10	No S	1	10		.1	10	nA
2 10	Input Diode Static	IF = 10 mA,	$T_A = -55^{\circ}C$	1	STATE OF	1.7	1		1.7	1		1.7	
VF	Forward Voltage	IF = 10 mA		0.8	1.4	1.5	0.8	1.4	1.5	0.8	1.4	1.5	V
	1 Ormana Vortage	IF = 10 mA,	T _A = 100°C	0.7		1.3	0.7		1.3	0.7		1.3	
		I _C = 0.5 mA, I _F = 2 mA	1 _B = 0,	orinina to Orininia	ad lip	0.3	e in m	umbel	en gris	E PON	A A	- Bar	01/5
VCE(sat)	Collector-Emitter Saturation Voltage	I _C = 1 mA, I _F = 2 mA	I _B = 0,	ectus (re	int par don! &	on des	ne Cipt	ation() Library	0.3	0.54 s	61		v
	(b)	I _C = 2 mA, I _F = 2 mA	1 _B = 0,	ideo,mi	g vin	sout	25	38 B	nives	mue	riks	0.3	osc
rio	Input-to-Output Internal Resistance	V _{in-out} = ±1 kV,	See Note 5	1011	1012		1011	1012	egaz le	1011	1012	n - Jung sepanti	Ω
Cio	Input-to-Output Capacitance	V _{in-out} = 0, See Note 5	f = 1 MHz,		2.5	5		2.5	5	eV s	2.5	5	pF

switching characteristics at 25° C free-air temperature (See Figure 1)

108	PARAMETER	TEST OF	TEST CONDITIONS		4N47		4N48			4N49			UNIT
	PARAMETER	TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
*tr	Rise Time	V _{CC} = 10 V,	IF(on) = 5 mA,		10	20		10	20		15	25	μs
*tf	Fall Time	R _L = 100 Ω,	Test Circuit A		10	20	C	10	20		15	25	μs
tr	Rise Time	V _{CC} = 10 V,	. 1011)		1	3		1	3		1	3	μς
tf	Fall Time	$R_L = 100 \Omega$,			1	3		1	3		1	3	μs

NOTES: 4. This parameter must be measured using pulse techniques, t_w = 100 µs, duty cycle ≤ 1%.


5. These parameters are measured between all the input diode leads shorted together and all the phototransistor leads shorted together.
*JEDEC registered data



3

PARAMETER MEASUREMENT INFORMATION

Adjust amplitude of input pulse for MANAGE AND ALLICO IF(on) = 5 mA



- NOTES: a. The input waveform is supplied by a generator with the following characteristics: z_{OUt} = 50 Ω , $t_r \le$ 15 ns, duty cycle \approx 1%. For Test Circuit A, t_W = 100 μ s. For Test Circuit B, t_W = 1 μ s.
 - b. Waveforms are monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF.

FIGURE 1-SWITCHING TIMES

TYPICAL CHARACTERISTICS

FIGURE 2


10


00

2 mA

1 mA








COLLECTOR CURRENT





VCE-Collector-Emitter Voltage-V

FIGURE 3

4N48 COLLECTOR CURRENT

VS




FIGURE 4

4N48 COLLECTOR CURRENT

COLLECTOR-EMITTER VOLTAGE




FIGURE 6

NOTE 6: This parameter was measured using pulse techniques. $t_W = 100 \mu s$, duty cycle = 1%.


FIGURE 5




Optocouplers (Isolators)

TYPICAL CHARACTERISTICS


4N48
COLLECTOR CURRENT




4N48



COLLECTOR CURRENT





RELATIVE ON-STATE COLLECTOR CURRENT




NOTE 6: This parameter was measured using pulse techniques, $t_W = 100 \mu s$, duty cycle = 1%.













Optocouplers (Isolators)

This processing applies only to optocouplers ordered under part numbers shown below:

JAN4N47, JANTX4N47, JANTXV4N47 JAN4N48, JANTX4N48, JANTXV4N48 JAN4N49, JANTX4N49, JANTXV4N49

TEST (PER MIL-S-19500/548)	MIL-STD-750 TEST METHOD	JAN	JANTX	JANTXV
100% Processing	feda	D HALIN	Red Sheek	gume teet1
Internal Visual	2072		priestR levil	
Storage: T _A = 125 °C, t = 24 hr	1032		X	
Temperature Cycle: -55 °C to 125 °C, 10 cycles	1051		X	
Constant Acceleration: 20,000 G, Y ₁ axis	2006	1	X	
High-Temperature Reverse Bias:			IsualV lace	
I _F = 0, T _A = 125 °C, V _{CB} = 36 V, t=48 hr	1039			
Power Burn-in: I _F = 40 mA, P _D = 275 ±25 mW,	1000	0.1 =	X	anate
t = 168 hr	1039		×	×
Hermetic Seal, Fine	1071 Cond. G or H		X	×
Hermetic Seal, Gross	1071 Cond. C or D	0 0000		×
Monitored Thermal Shock	Para. 4.2.1.1.*	×	X	
	2071	_ ^	×	
External Visual	2071	- 1111 - 11	^	^
Product Acceptance		aldeşliq	1.5: Not A	(Group)
Group A: LTPD = 5				
External Visual	2071	X	×	X
Electrical: T _A = 25 °C	as needed	X	×	X
Electrical: T _A = 100 °C	as needed	X	X	X
Electrical: TA = -55 °C	as needed	X	X	X
Group B-1: LTPD = 15				
Solderability	2026	×	×	×
Resistance to Solvents	1022	X	X	×
Group B-2: LTPD = 10				
Thermal Shock	1051 Cond. B-1	×	×	X
Hermetic Seal, Fine	1071 Cond. G or H	×	X	X
Hermetic Seal, Gross	1071 Cond. C or D	×	×	×
Group B-3:				
Isolation Voltage: V _{IO} = 150 V, T _A = 125 °C,				
t = 24, LTPD = 20	1016	×	×	×
Steady State Operating Life: t = 340 hr, LTPD = 5	1027	×	x	×
Group B-4:			×	
Decap, Internal Visual; Design Verification	2075	X		X
1 Device/O Failure Bond Strength LTPD = 20 (C = 0)	2075 2037 Cond. A	X	×	X
Group B-5: Not Applicable				
Group B-6: LTPD = 7				
High-Temperature Life (Nonoperating)	1032	×	×	×
t = 340 hr		19 19		

*MIL-S-19500/548



TEST (PER MIL-S-19500/548)	MIL-STD-750 TEST METHOD	JAN	JANTX	JANTXV
Group C Tests are run on one lot every six months)	RIMAL BEHAMAL	Portal.		
Group C-1: LTPD = 15		1201		
Physical Dimensions	2066	X	×	X
Group C-2: LTPD = 10		- 72		9 MOOT
Thermal Shock (Glass Strain)	1056 Cond. A	X	X	X
Terminal Strength	2036 Cond. E	X	X	X
Hermetic Seal, Fine	1071 Cond. G or H	X	X	X
Hermetic Seal, Gross	1071 Cond. C or D	X	X	X
Moisture Resistance	1021	X	X	X
External Visual	2071	X	X	X
Group C-3: LTPD = 10	wida = 1 v d5 = 80	V Drak		
Shock: 1500 G	2016	X	X	X
Vibration: 50 G	2056	X	X	X
Acceleration: 30000 G	2006	X	×	×
Group C-4: LTPD = 15		SNOWS I		Monito
Salt Atmosphere	1041	X	X	×
Group C-5: Not Applicable				Pypdatot
Group C-6: λ = 10		a		
Steady State Operating Life	1026	x	X	×

- High-Speed Switching . . . 1 Mbit/s Typ
- Bandwidth . . . 2 MHz Typ
- High Common-Mode Transient Immunity . . . 1000 V/μs Typ

- High-Voltage Electrical Insulation . . . 3000 V DC Min
- Open-Collector Output
- UL Recognized . . . File Number 65085

description


These high-speed optocouplers are designed for use in analog or digital interface applications that require high-voltage isolation between the input and output. Applications include line receivers that require high common-mode transient immunity, and analog or logic circuits that require input-to-output electrical isolation.

The 6N135, 6N136, and HCPL4502 optocouplers each consists of a light-emitting diode and an integrated photon detector composed of a photodiode and an open-collector output transistor. Separate connections are provided for the photodiode bias and the transistor collector output. This feature, which reduces the transistor base-to-collector capacitance, results in speeds up to one hundred times that of a conventional phototransistor optocoupler.

The 6N135 is designed for TTL/CMOS, TTL/LSTTL, and wide-band analog applications.

The 6N136 and HCPL4502 are designed for high-speed TTL/TTL applications. The HCPL4502 has no base connection.

*mechanical data



*JEDEC registered data. This data sheet contains all applicable registered data in effect at the time of publication.

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 · DALLAS, TEXAS 75265

Copyright © 1989, Texas Instruments Incorporated

3

Optocouplers (Isolators)


*absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Supply and output voltage range, VCC and VO0.5 V to 15 V
Reverse input voltage
Emitter-base reverse voltage
Peak input forward current (pulse duration = 1 ms, 50% duty cycle, see Note 1) 50 mA
Peak transient input forward current (pulse duration 1 µs, 300 Hz)
Average forward input current (see Note 2)
Peak output current
Average output current
Base current 5 mA
Input power dissipation at (or below) 70 °C free-air temperature (see Note 3)
Output power dissipation at (or below) 70 °C free-air temperature (see Note 4) 100 mW
Storage temperature range
Operating free-air temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

*JEDEC registered data for 6N135 and 6N136

NOTES: 1. Derate linearly above 70 °C free-air temperature at the rate of 1.67 mA/°C.

- 2. Derate linearly above 70 °C free-air temperature at the rate of 0.83 mA/°C.
- 3. Derate linearly above 70 °C free-air temperature at the rate of 1.50 mW/°C.



electrical characteristics over operating free-air temperature range of 0 °C to 70 °C (unless otherwise noted)

	DADAMETED	TECT (CONDITIONS		6N135		6N13	6, HCPI	4502	UNIT	
	PARAMETER	TEST (CONDITIONS	MIN	TYP	MAX	MIN	TYPT	MAX	UNII	
*VF	Input forward voltage	IF = 16 mA,	$T_A = 25$ °C		1.6	1.7		1.6	1.7	V	
αVF	Temperature coefficient of forward voltage	I _F = 16 mA	agenes rugius se en sic		-1.8		a Figure	-1.8		mV/°C	
*VBR	Input breakdown voltage	$I_R = 10 \mu A$,	T _A = 25°C	5	125	34 10	5	BY13/0.19	alo Br	V	
VOL	Low-level output voltage	$V_{CC} = 4.5 \text{ V},$ $I_F = 16 \text{ mA},$	I _{OL} = 1.1 mA	850 Y	0.1	0.4		100 T 100	ARAS.	V	
OL.		I _B = 0	I _{OL} = 2.4 mA					0.1	0.4		
*Іон	High-level output current	IF = 0, IR = 0,	V _{CC} = VO = 5.5 V		3	500	alt yate	3	500	nA	
'OH	ad a.o	T _A = 25°C	$V_{CC} = V_{O} = 15 \text{ V}$	A VE IS	0.01	- 1	THE IN	0.01	1	μА	
ІОН	High-level output current	V _{CC} = 15 V, I _F = 0,	V _O = 15 V, I _B = 0	3	Ex I.a.	50	alt make	s moitan	50	μА	
*Іссн	Supply current, high-level output	$V_{CC} = 15 \text{ V},$ $I_{F} = 0,$ $T_{A} = 25 ^{\circ}\text{C}$	I _O = 0, I _B = 0,		0.02	jil to 1	nie les	0.02	1	μА	
ІССН	Supply current, high-level output	V _{CC} = 15 V, I _F = 0,	I _O = 0, I _B = 0	8 .	e e.j.ud Gesse 2	2	argal a	acin-nea	2	μА	
ICCL	Supply current, low-level output	V _{CC} = 15 V, I _F = 16 mA,	I _O = 0, I _B = 0	yi "V	40	AVG	. Agamo fac	40	leight.	μА	
hFE	Transistor forward current transfer ratio	V _O = 5 V,	I _O = 3 mA	A degit	100	See	(6	100 N136 or	nly)	N/SVS	
*CTR	Current transfer ratio	IF = 16 mA,	V _O = 0.4 V, I _B = 0, See Note 5	The second	18%	800	19%	24%	ol-spel	%	
CTR	Current transfer ratio	V _{CC} = 4.5 V, I _F = 16 mA, See Note 5	$V_0 = 0.5 V$, $I_B = 0$,	5%	TEL OTE	etnade cinade	15%	4.1-50 t	erio de la composición del composición de la com	%	
rio	Input-output resistance	V _{IO} = 500 V, See Note 6	$T_A = 25$ °C,	electrico arlev su	1012	for Juga traomis	o erit s m sch	1012	0005	Ω	
*110	Input-output insulation leakage current	V _{IO} = 3000 V, T _A = 25 °C, See Note 6				1			1	μА	
C _i	Input capacitance Input-output capacitance	$V_F = 0$, f = 1 MHz,	f = 1 MHz See Note 6		60 0.6			60 0.6		pF pF	

 $^{^{\}dagger}$ All typical values are at T_A = 25 °C. *JEDEC registered data for 6N135 and 6N136

NOTES: 5. Current transfer ratio is defined as the ratio of output collector current I_Q to the forward LED input current I_F times 100%.
6. These parameters are measured between pins 2 and 3 shorted together and pins 5, 6, 7, and 8 shorted together.

operating characteristics at VCC = 5 V, IF = 16 mA, TA = 25 °C

6N136, HCPL4502 **TEST CONDITIONS** UNIT PARAMETER TYP MAX TYP MAX MIN BW Bandwidth (-3 dB) $R_L = 100 \Omega$, See Note 7 2 2 MHz

NOTE 7: Bandwidth is the range of frequencies within which the ac output voltage is not more than 3 dB below the low-frequency value.

switching characteristics at VCC = 5 V, IF = 16 mA, TA = 25 °C (unless otherwise noted)

		TEST CONDITIONS		6N135			6N136, HCPL4502			LIBUT	
	PARAMETER			MIN TYP	MAX	MIN TYP	TYP	MAX	UNIT		
*tPLH	Propagation delay time, low-to-high-level output	$R_L = 4.1 \text{ k}\Omega$, See Figure 1	See Note 8,	54	1.0	1.5					
		$R_L = 1.9 \text{ k}\Omega$, See Figure 1	See Note 9,	58 L	0185	A L	THE STATE OF	0.6	0.8	μS	
*tPHL	Propagation delay time, high-to-low-level output	$R_L = 4.1 \text{ k}\Omega$, See Figure 1	See Note 8,	al al	0.7	1.5	ligina)	ligios le	ver-dgb)	H	
		$R_L = 1.9 \text{ k}\Omega$, See Figure 1	See Note 9,	6 3 4 - 33 ³ 6 3 - 1			0.6	0.8	μS		
dVCM (H)	Common-mode input transient immunity, high-level output	$\Delta V_{CM} = 10 \text{ V},$ $R_L = 4.1 \text{ k}\Omega,$ See Figure 2	I _F = 0, See Notes 8 and 10,	0 1	1000	TE XX		Jasou Spice k	t viggu? htgh-lasv	V/μs	
		$\Delta V_{CM} = 10 \text{ V},$ $R_L = 1.9 \text{ k}\Omega,$ See Figure 2	I _F = 0, See Notes 9 and 10,	g	Am 83	JEY I		1000	evel-god stelesteri	VIμ	
dVCM (L)	Common-mode input transient immunity, low-level output	ΔV _{CM} = 10 V, See Figure 2, See		0	1000	* (5)*			672 (E101 18 (E151)	VI	
		$\Delta V_{CM} = 10 \text{ V},$ See Figure 2, See			Am 81	307	Olles	1000	Sparse C	V/µs	


*JEDEC registered data for 6N135 and 6N136

NOTES: 8. The 4.1-k Ω load represents one LSTTL unit load of 0.36 mA and a 6.1-k Ω pullup resistor.

9. The 1.9-k Ω load represents one TTL unit load of 1.6 mA and a 5.6-k Ω pullup resistor.

10. Common-mode transient immunity, high-level output, is the maximum rate of rise of the common-mode input voltage that does not cause the output voltage to drop below 2 V. Common-mode input transient immunity, low-level output, is the maximum rate of fall of the common-mode input voltage that does not cause the output voltage to rise above 0.8 V.


PARAMETER MEASUREMENT INFORMATION




NOTE A: CL includes probe and stray capacitance.

FIGURE 1. SWITCHING TEST CIRCUIT AND WAVEFORMS

PARAMETER MEASUREMENT INFORMATION







SWITCH AT B: IF = 16 mA

VOLTAGE WAVEFORMS
FIGURE 2. TRANSIENT IMMUNITY TEST CIRCUIT AND WAVEFORMS





NORMALIZED CURRENT TRANSFER RATIO



6N135 CURRENT TRANSFER CHARACTERISTICS





FIGURE 4

NORMALIZED CURRENT TRANSFER RATIO






FIGURE 6

VS

25 TA-Free-Air Temperature-°C


FIGURE 7

0

NORMALIZED FREQUENCY RESPONSE

50

75 100 125



f-Frequency-MHz FIGURE 9


2


0.4 0.7 1

 $T_A = 25$ °C

-30

0.1 0.2 DIFFERENTIAL CURRENT TRANSFER RATIO





IF-Quiescent Input Current-mA

FIGURE 8

PROPAGATION DELAY TIME

VS




FIGURE 10

Optocouplers (Isolators

0.4

0.1

-75 -50 -25

TEXAS **INSTRUMENTS** POST OFFICE BOX 655303 . DALLAS, TEXAS 75265

4 7 10

(Isolators)

Optocouplers

Gallium Arsenide Phosphide LED Optically Coupled to

High-Voltage Electrical Insulation . . . 3000 V DC Min

High-Speed Switching . . . 75 ns Max

Plastic Dual-In-Line Package

UL Recognized . . . File Number 65085


description

The 6N137 optocoupler is designed for use in high-speed digital interfacing applications that require highvoltage isolation between the input and output. Applications include line receivers, microprocessors or computer interface, digital programming of floating power supplies, motors, and other control systems.

The 6N137 high-speed optocoupler consists of a GaAsP light-emitting diode and an integrated light detector composed of a photodiode, a high-gain amplifier, and a Schottky-clamped open-collector output transistor. An input diode forward current of 5 milliamperes will switch the output transistor low, providing an onstate drive current of 13 milliamperes (eight 1.6-milliampere TTL loads). A TTL-compatible enable input is provided for applications that require output-transistor gating.

The 6N137 is characterized for operation over the temperature range of 0°C to 70°C.

*mechanical data




*JEDEC registered data. This data sheet contains all applicable registered data in effect at the time of publication.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1986, Texas Instruments Incorporated



*absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}
Peak forward input current (≤ 1 ms duration) (TI-guaranteed value)
Manager and a local command and the second of the second o
Average forward input current (TI-guaranteed value)
(JEDEC-registered value)
Output current
Output power dissipation
Storage temperature range
Operating free-air temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

*JEDEC registered data

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Output supply voltage (see Note 1)	4.5	5	5.5	V
VIH(EN)	High-level enable input voltage (see Note 2)	2		Vcc	V
VIL(EN)	Low-level enable input voltage	0		0.8	V
F(on)	Input forward current to turn output on	6.3		15	mA
F(off)	Input forward current to turn output off	0		250	μΑ
IOL	Low-level (on-state) output current			13	mA
TA	Operating free-air temperature	0	1013	70	°C

NOTES: 1. All voltage values are with respect to GND (pin 5).

2. No external pullup is required at the enable input; an open circuit will establish the high level.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
*VF	Input forward voltage	I _F = 10 mA,	$T_A = 25$ °C	PER SE	1.6	1.75	V
αVF	Temperature coefficient of forward voltage	I _F = 10 mA		an 8	-1.8		mV/°C
*VBR	Input reverse breakdown voltage	$I_R = 10 \mu A$,	T _A = 25 °C	5			V
*VOL	Low-level output voltage	$V_{CC} = 5.5 \text{ V},$ $I_F = 5 \text{ mA},$	(=: +)		0.23	0.6	٧
*Іон	High-level output current	$V_{CC} = 5.5 \text{ V},$ $V_{(EN)} = 2 \text{ V},$	$V_{O} = 5.5 \text{ V},$ $I_{F} = 250 \mu \text{A}$	BUTHOM		250	μА
IH(EN)	High-level enable input current	$V_{CC} = 5.5 V$,	V _(EN) = 2 V	4 75	-0.2		mA
*IIL(EN)	Low-level enable input current	$V_{CC} = 5.5 V$,	$V_{(EN)} = 0.5 V$		-0.5	- 2	mA
*ICCH	Supply current, high-level output	$V_{CC} = 5.5 \text{ V},$ $I_F = 0$	$V_{(EN)} = 0.5 V,$		10	15	mA
*ICCL	Supply current, low-level output	$V_{CC} = 5.5 \text{ V},$ $I_F = 10 \text{ mA}$	$V_{(EN)} = 0.5 V,$		13	18	mA
*110	Input-output insulation leakage current	$V_{IO} = 3000 \text{ V},$ $T_A = 25 ^{\circ}\text{C},$ See Note 1	t = 5 s, RH = 45%,	HS 10 48		1	μА
rio	Input-output resistance	V _{IO} = 500 V, See Note 1	T _A = 25°C,		1012		Ω
Ci	Input capacitance	V _F = 0,	f = 1 MHz	PULL I	60		pF
Cio	Input-output capacitance	f = 1 MHz, See Note 1	T _A = 25°C,		0.6		pF

^{*}JEDEC registered data

NOTE 1: These parameters are measured between pins 2 and 3 shorted together and pins 5, 6, 7, and 8 shorted together.

switching characteristics at VCC = 5 V, TA = 25°C

	PARAMETER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
*tPLH	Propagation delay time, low-to-high-level output, from LED input	I _F = 7.5 mA, C _L = 15 pF,	$R_L = 350 \Omega$, See Figure 1		42	75	ns
*tPHL	Propagation delay time, high-to-low level output, from LED input	$I_F = 7.5 \text{ mA},$ $C_L = 15 \text{ pF},$	-		42	75	ns
tPLH(EN)	Propagation delay time, low-to-high level output, from enable	I _F = 7.5 mA, C _L = 15 pF,		PULL	40		ns
^t PHL(EN)	Propagation delay time, high-to-low-level output, from enable	$I_F = 7.5 \text{ mA},$ $C_L = 15 \text{ pF},$	$R_L = 350 \Omega$, See Figure 2	20 - 27	25		ns
t _r	Rise time	I _F = 7.5 mA, C _L = 15 pF	$R_L = 350 \Omega$,		20		ns
tf	Fall time	I _F = 7.5 mA, C _L = 15 pF	$R_L = 350 \Omega$,		30		ns
dV _{CM} (H)	Common-mode input transient immunity, high-level output	$\Delta V_{CM} = 10 \text{ V},$ $R_L = 350 \Omega,$ See Note 2 and F			50		V/μs
dV _{CM} (L)	Common-mode input transient immunity, low-level output	$\Delta V_{CM} = -10 \text{ V}$ $R_L = 350 \Omega$, See Note 2 and F	TURTTUR		- 150		V/μs

^{*}JEDEC registered data

NOTE 2: Common-mode input transient immunity, high-level output, is the maximum rate of rise of the common-mode input voltage that does not cause the output voltage to drop below 2 V. Common-mode input transient, low-level output, is the maximum rate of fall of the common-mode input voltage that does not cause the output voltage to rise above 0.8 V.



 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.




FIGURE 1. tPLH AND tPHL FROM LED INPUT TEST CIRCUIT AND WAVEFORMS





FIGURE 2. tpLH(EN) AND tpHL(EN) FROM ENABLE TEST CIRCUIT AND WAVEFORMS

NOTE A: CL is approximately 15 pF, which includes probe and stray wiring capacitances.





OUTPUT 5 V SWITCH AT A: I_F = 0

OUTPUT SWITCH AT B: IF = 5 mA

VOLTAGE WAVEFORMS

FIGURE 3. TRANSIENT IMMUNITY TEST CIRCUIT AND WAVEFORMS

TYPICAL APPLICATION INFORMATION

A ceramic capacitor $(0.01~\mu\text{F}$ to $0.1~\mu\text{F})$ should be connected between pins 8 and 5 to stabilize the highgain amplifier. The total lead length between the capacitor and the optocoupler should not exceed 20 mm (0.8~inches). Failure to provide a bypass capacitor may result in impaired switching characteristics.




FIGURE 4. RECOMMENDED PRINTED CIRCUIT BOARD LAYOUT






FIGURE 5



HIGH-LEVEL OUTPUT CURRENT



PROPAGATION DELAY TIME FROM LED INPUT




FIGURE 8

PROPAGATION DELAY TIME FROM LED INPUT

VS






FIGURE 9







Compatible with TTL Inputs

High-Speed Switching . . . 100 kbit/s Typ

High Common-Mode Transient Immunity . . . 500 V/μs Typ

High-Voltage Electrical Insulation . . . 3000 V DC Min

High Output Current Rating of 60 mA

UL Recognized . . . File Number 65085

description


These devices are useful where large common-mode input signals exist, and in applications that require high-voltage isolation between circuits. Applications include line receivers, telephone ring detectors, power line monitors, high-voltage status indicators, and circuits that require isolation between input and output.

The 6N138 and 6N139 high-gain optocouplers each consists of a GaAsP light-emitting diode and an integrated high-gain photon detector composed of a photodiode and a split-Darlington output stage. The VCC and output terminals may be tied together to achieve conventional photodarlington operation. A separate base access terminal allows gain-bandwidth adjustments.

The 6N138 is designed for use primarily in TTL applications. An LED input current of 1.6 milliamperes and a current-transfer ratio of 300% from 0°C to 70°C allows operation with one TTL load input and one TTL load output utilizing a 2.2-kΩ pullup resistor.

The 6N139 is designed for use in CMOS, LSTTL, or other low-power applications. This device has a minimum current-transfer ratio of 400% for only 0.5 milliampere input current over an operating temperature range of 0°C to 70°C.

*mechanical data



*JEDEC registered data. This data sheet contains all applicable registered data in effect at the time of publication.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1986, Texas Instruments Incorporated

*absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Supply and output voltage range, VCC and VO: 6N138 0	.5 V to 7 V
and the file is need to not sleet interest and an interest of 6N139	0.5 to 18 V
Reverse input voltage	5 V
Emitter-base reverse voltage	0.5 V
Peak input forward current (pulse duration = 1 ms, 50% duty cycle)	40 mA
Peak transient input forward current (pulse duration ≤ 1 µs, 300 pps)	1 A
Average forward input current at (or below) 50 °C free-air temperature (see Note 1)	20 mA
Output current at (or below) 25 °C free-air temperature (see Note 2)	60 mA
Input power dissipation at (or below) 50 °C free-air temperature (see Note 3)	35 mW
Output power dissipation at (or below) 25 °C free-air temperature (see Note 4)	. 100 mW
Storage temperature range	C to 125°C
Operating temperature range	C to 100°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

NOTES: 1. Derate linearly above 50 °C free-air temperature at a rate of 0.4 mA/°C.

- 2. Derate linearly above 25 °C free-air temperature at a rate of 0.8 mA/°C.
- 3. Derate linearly above 50 °C free-air temperature at a rate of 0.7 mW/°C.
- 4. Derate linearly above 25 °C free-air temperature at a rate of 1.33 mW/°C.
- *JEDEC registered data.

electrical characteristics over operating free-air temperature range of 0 °C to 70 °C (unless otherwise noted)

	L KIRM 9YF VIIM LY	CHECKET CHE			6N138			6N139		
	PARAMETER	TEST C	ONDITIONS	MIN	TYPT	MAX	MIN	TYPT	MAX	UNIT
*VF	Input forward voltage	IF = 1.6 mA,	T _A = 25°C		1.5	1.7		1.5	1.7	V
αVF	Temperature coefficient of forward voltage	I _F = 1.6 mA	1.040 S.41		-1.8	Sea P	egruo k	-1.8	gasaviri garilgiri	mV/°C
*VBR	Input breakdown voltage	$I_R = 10 \mu A$,	TA = 25°C	5	,Am S	1 - 11	5			V
		V _{CC} = 4.5 V,	I _F = 1.6 mA,		0.4	0.1				
		IOL = 4.8 mA,	IB = 0		0.1	0.4				
		V _{CC} = 4.5 V,	IF = 1.6 mA,		1,000	1.386		0.1	0.4	
V	Law favel along valence	IOL = 6.4 mA,	I _B = 0	B			pend va	0.1	0.4	V
VOL	Low-level output voltage	V _{CC} = 4.5 V,	$I_F = 5 \text{ mA},$		77.55		MATERIAL 21	0.1	0.4	V
		IOL = 15 mA,	I _B = 0	19				0.1	0.4	
		$V_{CC} = 4.5 V$,	IF = 12 mA,	The state of	1 3100	198	-		0.4	
		IOL = 24 mA,	IB = 0	100			tenni	0.2	0.4	1000
- Adding		V _{CC} = 7 V,	$V_0 = 7 V$	P TIME	0.1	250	C NAME	Lanning III	IS SILVED I	THE RES
*ІОН	High-level output current	IF = 0,	I _B = 0		0.1	250	1			μА
ЮН		V _{CC} = 18 V,	$V_0 = 18 V$,		3-18	and d	2 EVENTER	0.05	100	μΑ
		IF = 0,					a yatir	0.05	100	(1)
*ICCH	Supply current,	V _{CC} = 5 V,	Vo open,		10			10	WILLY OF	nA
CCH	high-level output		$l_B = 0$		10			10		""
ICCL	Supply current,	V _{CC} = 5 V,	Vo open,	termed -	0.2	and sein to	a lune in	0.2	V. sutstan	mA
·CCL	low-level output	IF = 1.6 mA,	IB = 0	Linkson	goth of		COLUMN SIT	1.000.10		"""
	V 8.0 evers san or	$V_{CC} = 4.5 V$,	$V_0 = 0.4 V$	inabelici	pigni 9	bolen-rica	omeo e	d) to lie!	10 9757	
		IF = 0.5 mA,	$I_B = 0$,	000,00			400%	1650%		8
*CTR	Current transfer ratio	See Note 5	smorth agree	DAT AHRAS	Bartingb.	anna Gi	pratite	ir milt 10s	1016 C.	
• • • • • • • • • • • • • • • • • • • •	Carront transfer ratio	$V_{CC} = 4.5 V,$				Herri				
		IF = 1.6 mA,	$I_B = 0$,	300%	1300%		500%	1400%		
		See Note 5								
rio	Input-output resistance	$V_{10} = 500 V,$			1012			1012		Ω
	Input-output insulation	V _{IO} = 3000 V,								
*110	leakage current	T _A = 25°C,	RH = 45%,		1		- 45.08		1	μΑ
		See Note 6							I mid I	
Ci	Input capacitance	V _F = 0,	f = 1 MHz		60	HUME		60		pF
Cio	Input-output capacitance	f = 1 MHz,	See Note 6		0.6			0.6		pF

^{*}JEDEC registered data

[†]All typical values are at V_{CC} = 5 V, T_A = 25 °C, unless otherwise noted.

NOTES: 5. Current transfer ratio is defined as the ratio of output collector current I_O to the forward LED input current I_F times 100%.

^{6.} These parameters are measured between pins 2 and 3 shorted together and pins 5, 6, 7, and 8 shorted together.

*switching characteristics at VCC = 5 V, TA = 25 °C

	DADAMETED	TEST CONDITIONS		6	N138			6N139		LIMIT	
PARAMETER		TEST CO	DINDITIONS	MIN	TYP	MAX	MIN TYP MAX		MAX	UNIT	
THE V	TASE TOPY MIM	IF = 1.6 mA, See Figure 1	$R_L = 2.2 k\Omega$,	O TEST	2	10	903	Hay bre	ESTRUCTURE		
*tPHL	Propagation delay time, high-to-low level output		$R_L = 4.7 \text{ k}\Omega$,	Am 6	1 =	1	Inelac	4	25	μS	
		I _F = 12 mA, See Figure 1	$R_L = 270 \Omega$,	,Au	11	82	agEtlav	0.3	1930 1	ol ne'	
	Propagation delay time,	I _F = 1.6 mA, See Figure 1	$R_L = 2.2 \text{ k}\Omega$,	Aut B	4	35					
*tPLH			$R_L = 4.7 k\Omega$,	Am A		3 ¹	agestov	10	60	μS	
	1.0 2.0	I _F = 12 mA, See Figure 1	$R_L = 270 \Omega$,	S mile.	1 - 3			3.5	7		
dV _{CM} (H)	Common-mode input Transient immunity, high-level output	$V_{CM} = 10 \text{ Vp-p},$ $R_L = 2.2 \text{ k}\Omega,$ See Figure 2	I _F = 0, See Notes 7 and 8,	JA60 80	500	ol VV		500		V/μs	
dV _{CM} (L)	Common-mode input transient immunity, low-level output	V _{CM} = V _{p-p} , See Figure 2,	$R_L = 2.2 \text{ k}\Omega$, See Notes 7 and 8	,V 87	500	N N	21-21-00-2	- 500	ion at the	V/μs	


*JEDEC registered data

NOTES: 7. Common-mode transient immunity, high-level output, is the maximum rate of rise of the common-mode input voltage that does not cause the output voltage to drop below 2 V. Common-mode input transient immunity, low-level output, is the maximum rate of fall of the common-mode input voltage that does not cause the output voltage to rise above 0.8 V.


 In applications where dV/dt may exceed 50,000 V/μs (such as static discharge) a series resistor, R_{CC}, should be included to protect the detector IC from destructively high surge currents. The recommended value is:

$$R_{CC} \approx \frac{1}{0.15 \text{ Ip (mA)}} \text{ k}\Omega$$

PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT




NOTE A: C_L includes probe and stray capacitances.

FIGURE 1. SWITCHING TEST CIRCUIT AND WAVEFORMS



TEST CIRCUIT



OUTPUT 5 V SWITCH AT A: IF = 0

OUTPUT SWITCH AT B: IF = 1.6 mA


VOLTAGE WAVEFORMS

NOTE A: In applications where dV/dt may exceed 50,000 V/µs (such as static discharge) a series resistor, R_{CC}, should be included to protect the detector IC from destructively high surge currents. The recommended value is:

 $R_{CC} \approx \frac{1}{0.15 \text{ Ip (mA)}} \text{ k}\Omega$

FIGURE 2. TRANSIENT IMMUNITY TEST CIRCUIT AND WAVEFORMS

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 - DALLAS, TEXAS 75265





0.1 0.2 0.4 0.7 1

FIGURE 6

0.1 0.2 0.4 0.7 1

2

IF-Input Diode Forward Current-mA

FIGURE 5

4 7 10

20

7 10

IF-Input Diode Forward Current-mA

20

Optocouplers (Isolators

TYPICAL CHARACTERISTICS




FIGURE 7







FIGURE 9



IF-Input Diode Forward Current-mA

FIGURE 8

6N138 PROPAGATION DELAY TIMES








FIGURE 10











MACONAL TO CONTROL TO STATE OF THE STATE OF

3

- Narrow CTR Range
- Bandwidth . . . 2 MHz Typ
- High Common-Mode Transient Immunity . . . 1000 V/μs Typ
- High-Voltage Electrical Insulation . . . 3000 V DC Min
- Open-Collector Output
- UL Recognized . . . File Number E65085
- Directly Interchangeable with Hewlett Packard HCPL2502


description

These high-speed optocouplers are designed for use in analog or digital interface applications that require high-voltage isolation between the input and output. Applications include line receivers that require high common-mode transient immunity, and analog or logic circuits that require input-to-output electrical isolation.

The HCPL2502 optocoupler consists of a light-emitting diode and an integrated photon detector composed of a photodiode and an open-collector output transistor. Separate connections are provided for the photodiode bias and the transistor collector output. This feature, which reduces the transistor base-to-collector capacitance, results in speeds up to one hundred times that of a conventional phototransistor optocoupler.

The HCPL2502 is designed for high-speed TTL/TTL applications where matched or known CTR is desired. CTR is 15 to 22% at $I_F=16~\text{mA}$.

mechanical data




PRODUCTION DATA documents contain information current as of publication date, Products conform to specifications per the terms of Texas Instruments standard warranty, Production processing does not necessarily include testing of all parameters.



Copyright © 1986, Texas Instruments Incorporated

3



absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Supply and output voltage range, VCC and VO
Reverse input voltage
Emitter-base reverse voltage
Peak input forward current (pulse duration = 1 ms, 50% duty cycle, see Note 1) 50 mA
Peak transient input forward current (pulse duration 1 μs, 300 Hz)
Average forward input current (see Note 2)
Peak output current
Average output current 8 mA
Base current
Input power dissipation at (or below) 70 °C free-air temperature (see Note 3) 45 mW
Output power dissipation at (or below) 70 °C free-air temperature (see Note 4) 100 mW
Operating free-air temperature range
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

NOTES: 1. Derate linearly above 70 °C free-air temperature at the rate of 1.67 mA/°C.

- 2. Derate linearly above 70 °C free-air temperature at the rate of 0.83 mA/°C.
- 3. Derate linearly above 70 °C free-air temperature at the rate of 1.50 mW/°C.
- 4. Derate linearly above 70 °C free-air temperature at the rate of 3.33 mW/°C.



electrical characteristics over operating free-air temperature range of 0 $^{\circ}$ C to 70 $^{\circ}$ C (unless otherwise noted)

	PARAMETER	TEST CO	ONDITIONS	MIN TYPT	MAX	UNIT
VF	Input forward voltage	I _F = 16 mA,	T _A = 25°C	1.6	1.7	V
αVF	Temperature coefficient of forward voltage	I _F = 16 mA	s Review 1.9 Add 1.0 S See Figure 1	-1.8	France Medical	mV/°C
VBR	Input breakdown voltage	$I_R = 10 \mu A$,	T _A = 25°C	5		V
VOL	Low-level output voltage	$V_{CC} = 4.5 \text{ V},$ $I_{OL} = 2.4 \text{ mA},$	I _F = 16 mA, I _B = 0	0.1	0.4	V
	0301	IF = 0,	V _{CC} = VO = 5.5 V	agail amora 3	500	nA
ЮН	High-level output current	$I_B = 0,$ $T_A = 25 ^{\circ}C$	V _{CC} = V _O = 15 V	0.01	1	μΑ
ЮН	High-level output current	$V_{CC} = 15 \text{ V},$ $I_{F} = 0,$	$V_{O} = 15 \text{ V},$ $I_{B} = 0$	sour best to a	50	μΑ
Іссн	Supply current, high-level output	$V_{CC} = 15 \text{ V},$ $I_F = 0,$ $T_A = 25 ^{\circ}\text{C}$	I _O = 0, I _B = 0,	0.02	1	μА
Іссн	Supply current, high-level output	$V_{CC} = 15 \text{ V},$ $I_{F} = 0,$	$I_O = 0$, $I_B = 0$		2	μА
ICCL	Supply current, low-level output	V _{CC} = 15 V, I _F = 16 mA,	$I_O = 0$, $I_B = 0$	40		μА
hFE	Transistor forward current transfer ratio	V _O = 5 V,	I _O = 3 mA	100		
CTR	Current transfer ratio	$V_{CC} = 4.5 \text{ V},$ $I_{F} = 16 \text{ mA},$ $T_{A} = 25 ^{\circ}\text{C},$	$V_O = 0.4 V$, $I_B = 0$, See Note 5	15%	22%	
rio	Input-output resistance	V _{IO} = 500 V, See Note 6	T _A = 25 °C,	1012		Ω
110	Input-output insulation leakage current	$V_{IO} = 3000 \text{ V},$ $T_A = 25 ^{\circ}\text{C},$ See Note 6	t = 5 s, RH = 45%,		1	μА
Ci	Input capacitance	V _F = 0, 713.5	f = 1 MHz	60		pF
Cio	Input-output capacitance	f = 1 MHz,	See Note 6	0.6		pF

[†] All typical values are at T_A = 25 °C.

NOTES: 5. Current transfer ratio is defined as the ratio of output collector current Io to the forward LED input current I_F times 100%.

6. These parameters are measured between pins 2 and 3 shorted together and pins 5, 6, 7, and 8 shorted together.

operating characteristics at VCC = 5 V, IF = 16 mA, TA = 25 °C


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BW	Bandwidth (-3 dB)	$R_L = 100 \Omega$, See Note 7		2		MHz

NOTE 7: Bandwidth is the range of frequencies within which the ac output voltage is not more than 3 dB below the low-frequency value.

	PARAMETER	TEST	MIN T	YP	MAX	UNIT	
TERL	Propagation delay time,	$R_L = 1.9 k\Omega$,	See Note 8,	90)	0.6	0.0	
^t PLH	low-to-high-level output	See Figure 1		egetley t	0.6	0.8	μS
^t PHL	Propagation delay time, high-to-low-level output	$R_L = 1.9 \text{ k}\Omega$, See Figure 1	See Note 8,	amplarities of the sales	0.6	0.8	μS
-11/	6	$\Delta V_{CM} = 10 V$	IF = 0, 14, 01 - pl	resilov nwo	eshde)	id Tugn	5121
dV _{CM} (H)	Common-mode input transient immunity, high-level output	$R_L = 1.9 k\Omega$, See Figure 2	See Notes 8 and 9,	-10	000	vel-wa.	V/μs
dV _{CM} (L)	Common-mode input transient immunity, low-level output	0111	$I_F = 16$ mA, $R_L = 1.9$ k Ω , See Notes 8 and 9	-10	000	rat-deir	V/μs

NOTES: 8. The 1.9-kΩ load represents one TTL unit load of 1.6 mA and a 5.6-kΩ pullup resistor.

9. Common-mode transient immunity, high-level output, is the maximum rate of rise of the common-mode input voltage that does not cause the output voltage to drop below 2 V. Common-mode input transient immunity, low-level output, is the maximum rate of fall of the common-mode input voltage that does not cause the output voltage to rise above 0.8 V.



NOTE A: CL includes probe and stray capacitance.

FIGURE 1. SWITCHING TEST CIRCUIT AND WAVEFORMS




3-62

Optocouplers (Isolators)

POST OFFICE BOX 655303 + DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION




OUTPUT ______ 5 V SWITCH AT A: IF = 0 mA


OUTPUT SWITCH AT B: IF = 16 mA

VOLTAGE WAVEFORMS


FIGURE 2. TRANSIENT IMMUNITY TEST CIRCUIT AND WAVEFORMS



NORMALIZED CURRENT TRANSFER RATIO





CURRENT TRANSFER CHARACTERISTICS



NORMALIZED CURRENT TRANSFER RATIO

FIGURE 4





DIFFERENTIAL CURRENT TRANSFER RATIO INPUT DIODE QUIESCENT FORWARD CURRENT 30 VCC = 5 V Ratio- $V_0 = 0.4 V$ TA = 25°C 25 Transfer 20 Current 15 CTR(ac) - Differential 10 5 0 0 5 10 15 20 IF-Quiescent Input Current-mA FIGURE 8

NORMALIZED FREQUENCY RESPONSE






FIGURE 9

PROPAGATION DELAY TIME VS FREE-AIR TEMPERATURE 1.2 VCC = 5 V IF = 16 mA 1.1 Delay Time $R_L = 1.9 k\Omega$ 1.0 0.9 Propagation 0.8 **tPHL** 0.7 tPHL. 0.6 **tPLH** tPLH, 0.5 0.4 -60 -40 -20 0 20 40 60 TA-Free-Air Temperature-°C


FIGURE 10














Bandwidth . . . 2 MHz Typ

High Common-Mode Transient Immunity . . . 1000 V/μs Typ

- **High-Voltage Electrical** Insulation . . . 3000 V DC Min
- **Open-Collector Output**
- UL Recognized . . . File Number 65085

description


These high-speed optocouplers are designed for use in analog or digital interface applications that require high-voltage isolation between the input and output. Applications include line receivers that require high common-mode transient immunity, and analog or logic circuits that require input-to-output electrical isolation.

Each HCPL2530 and HCPL3531 optocoupler consists of two light-emitting diodes and two integrated photon detectors. Each detector is composed of a photodiode and an open-collector output transistor. Separate connections are provided for the photodiode bias and the transistor collector output. This feature, which reduces the transistor base-to-collector capacitance, results in speeds up to one hundred times that of a conventional phototransistor optocoupler.

The HCPL2530 is designed for TTL/CMOS, TTL/LSTTL, and wide-band analog applications.

The HCPL2531 is designed for high-speed TTL/TTL applications.


mechanical data



3

(Isolators Optocouplers





3

Optocouplers (Isolators)

absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Supply and output voltage range, V _{CC} and V _O
Peak input forward current (each channel) (pulse duration = 1 ms, 50% duty cycle, see Note 1) 50 mA
Peak transient input forward current (each channel) (pulse duration = 1 μs, f = 300 Hz) 1 A
Average forward input current (each channel) (see Note 2)
Peak output current (each channel)
Average output current (each channel)
Input power dissipation at (or below) 70°C free-air temperature
(each channel) (see Note 3)
Output power dissipation at (or below) 70°C free-air temperature
(each channel) (see Note 4)
Storage temperature range
Operating free-air temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

- NOTES: 1. Derate linearly above 70 °C free-air temperature at the rate of 1.67 mA/°C.
 - 2. Derate linearly above 70 °C free-air temperature at the rate of 0.83 mA/°C.
 - 3. Derate linearly above 70 °C free-air temperature at the rate of 1.50 mW/°C.
 - 4. Derate linearly above 70 °C free-air temperature at the rate of 1.17 mW/°C.



electrical characteristics over operating free-air temperature range of 0 °C to 70 °C (unless otherwise noted)

	PARAMETER	NAME AND THE		HCPL2530		HCPL2531				
		TEST CONDITIONS			TYPT	MAX	MIN	TYPT	MAX	UNIT
VF	Input forward voltage	I _F = 16 mA,	T _A = 25°C	all the same	1.6	1.7	connes	1.6	1.7	V
VF	Temperature coefficient of forward voltage	I _F = 16 mA		100	-1.8			-1.8		mV/°C
VBR	Input breakdown voltage	$I_R = 10 \mu A$,	$T_A = 25$ °C	5			5			V
VOL	Low-level output voltage	V _{CC} = 4.5 V, I _F = 16 mA		10.100	0.1	0.5		0.1	0.5	٧
	High-level	$I_{F1} = I_{F2} = O_0$ $T_A = 25$ °C			3	500	nit ysle	3	500	nA
ЮН	output current	$V_{CC} = V_{O1} = V_{IF1}$	/ ₀₂ = 15 V,		n e.t = ongst	50	tuo las	al-flaid c	50	μΑ
Іссн	Supply current, high-level output	$V_{CC} = 15 \text{ V},$ $I_{F1} = I_{F2} = 0$	$I_{01} = I_{02} = 0,$		ni t in e Sigare	4	iit yats	b nottep	4	μΑ
ICCL	Supply current, low-level output	$V_{CC} = 15 \text{ V},$ $I_{F1} = I_{F2} = 16$	$I_{O1} = I_{O2} = 0$,		80	gli i true onici	rae lav	80	Felget	μΑ
CTR	Current transfer ratio	V _{CC} = 4.5 V, I _F = 16 mA, See Note 5	$V_0 = 0.5 V$,	7%	18%	JA JA Jana Jana Jana Jana Jana Jana Jana	19%	24%	NPHO D	wate
CTR	Current transfer ratio	V _{CC} = 4.5 V, I _F = 16 mA,		5%	es di i ==		15%	tun leve	lerigid .	701
rio	Input-output resistance	V _{IO} = 500 V, See Note 6	T _A = 25 °C,		1012	802) 374)		1012		Ω
110	Input-output insulation leakage current	$V_{IO} = 3000 \text{ V},$ $T_A = 25 ^{\circ}\text{C},$ See Note 6		end V	engel N e se mosil	1 360 1	Lymran Eur	osilii tha stoo lee	ledstr I skerdi 1	μА
Ci	Input capacitance	$V_F = 0$,	f = 1 MHz	Maria Ci	60		State Date of	60	E45. 0	pF
Cio	Input-output capacitance	f = 1 MHz,	See Note 6	mi zwo wai-nga	0.6	CANADAN I	san beet new etc	0.6	O Thes	pF
r _{ii}	Input-input resistance	V _{ii} = 500 V, See Note 7	$T_A = 25 ^{\circ}C$	plad go play tu	1011	dos gras. A cicanos	in side i	1011	earlie exer	Ω
lii	Input-input insulation leakage current	$V_{ii} = 500 \text{ V},$ $T_A = 25 ^{\circ}\text{C},$ See Note 7	t = 55, R _h = 45%,		0.005			0.005		μА
cii	Input-input capacitance	f = 1 MHz, See Note 7	T _A = 25°C,		0.25			0.25		pF

†All typical values are at T_A = 25 °C.

NOTES: 5. Current transfer ratio is defined as the ratio of output collection urrent I_O to the forward LED input current I_F times 100%.

6. These parameters are measured between pins 2 and 3 ° red together and pins 5, 6, 7, and 8 shorted together.

7. These parameters are measured between pins 1 and 2 shorted together and pins 3 and 4 shorted together.

operating characteristics at VCC = 5 V, IF = 16 mA, TA = 25 °C

	PARAMETER	TEST CONDITIONS	Н	CPL253	L2530 HCPL2531		31	UNIT	
PARAMETER		TEST CONDITIONS	MIN TY		MAX	MIN	TYP		
BW	Bandwidth (-3 dB)	$R_L = 100 \Omega$, See Note 8	I IS NOSALI III	2			2	Target A	MHz

NOTE 7: Bandwidth is the range of frequencies within which the ac output voltage is not more than 3 dB below the low-frequency value.

switching characteristics at VCC = 5 V, IF = 16 mA, TA = 25 °C (unless otherwise noted)


30 1.	ADAMETED	TEST COMPLETIONS		HCPL2530			HCPL2531			
PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	UNIT
An I	Propagation delay time, low-to-high-level output	$R_L = 4.1 \text{ k}\Omega$, See Figure 1	See Note 9,	000 4	1.0	1.5		lav	el-rigit l	
^t PLH		$R_L = 1.9 \text{ k}\Omega$, See Figure 1	See Note 10,	0 a 80	5V = 3	130 130 131		0.6	0.8	μS
Aq. 1	Propagation delay time, high-to-low-level output	$R_L = 4.1 \text{ k}\Omega$, See Figure 1	See Note 9,	, V 0 =	0.7	1.5	Sur	Mercus. Otus Imv	Supply	ноо
^t PHL		$R_L = 1.9 \text{ k}\Omega$, See Figure 1	See Note 10,	,V.	ent i	YOY	1	0.6	0.8	μS
dVCM (II)	Common-mode input) transient immunity, high-level output	$\Delta V_{CM} = 10 \text{ V},$ $R_L = 4.1 \text{ k}\Omega,$ See Figure 2		,V e	1000	10 P	elitiis sa	itanaji. I	Commo	N7:
dt			IF = 0, See Notes 10 and 11,		18 w		alitin til	1000	nena/3	V/μs
dV _{CM} (L)	Common-mode input transient immunity, low-level output	ΔV _{CM} = 10 V, See Figure 2, See	$R_L = 4.1 \text{ k}\Omega$, e Notes 9 and 11,	770	- 1000		eonstelen Footse-kapst			N// -
dt			$R_L = 1.9 \text{ k}\Omega$, e Notes 10 and 11		Page 11	A ^T		1000	incoleti	V/μs

NOTES: 9. The 4.1-k Ω load represents one LSTTL unit load of 0.36 mA and a 6.1-k Ω pullup resistor.

10. The 1.9-k Ω load represents one TTL unit load of 1.6 mA and a 5.6-k Ω pullup resistor.

11. Common-mode transient immunity, high-level output, is the maximum rate of rise of the common-mode input voltage that does not cause the output voltage to drop below 2 V. Common-mode input transient immunity, low-level output, is the maximum rate of fall of the common-mode input voltage that does not cause the output voltage to rise above 0.8 V.

PARAMETER MEASUREMENT INFORMATION



OUTPUT VOLTAGE

1.5 V

1.5 V


VOLTAGE

NOTE A: CL includes probe and stray capacitance.


FIGURE 1. SWITCHING TEST CIRCUIT AND WAVEFORMS



PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT (EACH CHANNEL)



VOLTAGE WAVEFORMS

FIGURE 2. TRANSIENT IMMUNITY TEST CIRCUIT AND WAVEFORMS









FIGURE 5







HCPL2531 VCC = 5 V VO = 0.4 V TA = 25°C

10

IF-Quiescent Input Current-mA

FIGURE 8

15


20

0

DIFFERENTIAL CURRENT TRANSFER RATIO

INPUT DIODE QUIESCENT FORWARD CURRENT

FIGURE 7



NORMALIZED FREQUENCY RESPONSE LOAD RESISTANCE -5 -10 $R_L = 100 \Omega$ Response $R_L = 220 \Omega$ $R_L = 470 \Omega$ -15 = 1 $k\Omega$ Normalized -20 -25 IF = 16 mA TA = 25°C -30 0.1 0.2 0.4 0.7 1 2 7 10 f-Frequency-MHz FIGURE 9

- Internal Shield for Common-Mode Rejection
- Compatible with TTL and LSTTL Inputs
- Low Input Current Required to Turn Output On . . . 5 mA Max
- High-Voltage Electrical Insulation . . . 3000 V DC Min
- High-Speed Switching . . . 75 ns Max
- UL Recognized . . . File Number E65085
- Directly Interchangeable with Hewlett Packard HCPL2601

description


The HCPL2601 optocoupler is designed for use in high-speed digital interfacing applications that require high-voltage isolation between the input and output. It is recommended for use in extremely high ground-noise and induced-noise environments. Applications include line receivers, microprocessors or computer interface, digital programming of floating power supplies, motors, and other control systems.

The HCPL2601 high-speed optocoupler consists of a GaAsP light-emitting diode and an integrated light detector composed of a photodiode, a high-gain amplifier, and a Schottky-clamped open-collector output transistor. An input diode forward current of 5 milliamperes will switch the output transistor low, providing an on-state drive current of 13 milliamperes (eight 1.6-milliampere TTL loads). A TTL-compatible enable input is provided for applications that require output-transistor gating.

The HCPL2601 is mounted in a standard 8-pin dual-in-line plastic package.

The HCPL2601 is characterized for operation over the temperature range of 0°C to 70°C. The internal shield provides a guaranteed common-mode transient immunity of 1000 volts/microsecond minimum.

mechanical data



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1986, Texas Instruments Incorporated

3

Optocouplers (Isolators)

INPUT	ENABLE	OUTPUT
IF(on)	Н	w Lbos
IF(off)	X	H
X	L	Н

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	7 V
Reverse input voltage	5 V
Enable input voltage (not to exceed VCC by more than 500 mV)	5.5 V
Output voltage	7 V
Peak forward input current (≤ 1 ms duration)	40 mA
Average forward input current	20 mA
Output current	25 mA
Output power dissipation	40 mW
Storage temperature range	-55°C to 125°C
Operating free-air temperature range	0°C to 70°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Output supply voltage (see Note 1)	4.5	5	5.5	V
VIH(EN)	High-level enable input voltage (see Note 2)	2	basines, le	Vcc	V
VIL(EN)	Low-level enable input voltage	0		0.8	V
IF(on)	Input forward current to turn output on	6.3	DESIRAL IN	15	mA
IF(off)	Input forward current to turn output off	0	Lax et	250	μΑ
IOL	Low-level (on-state) output current			13	mA
TA	Operating free-air temperature	0		70	°C

NOTES: 1. All voltage values are with respect to GND (pin 5).

2. No external pullup is required at the enable input; an open circuit will establish the high level.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		PARAMETER TEST CONDITIONS		MIN	TYPT	MAX	UNIT
VF	Input forward voltage	I _F = 10 mA,	T _A = 25°C	11 08	1.6	1.75	V
αVF	Temperature coefficient of forward voltage	I _F = 10 mA		20.0	-1.8		mV/°C
VBR	Input reverse breakdown voltage	$I_R = 10 \mu A$,	T _A = 25°C	5			V
VOL	Low-level output voltage	V _{CC} = 5.5 V, I _F = 5 mA,	$V_{(EN)} = 2 V$, $I_{OL} = 13 \text{ mA}$		0.23	0.6	V
ГОН	High-level output current	$V_{CC} = 5.5 \text{ V},$ $V_{(EN)} = 2 \text{ V},$	$V_0 = 5.5 \text{ V},$ $I_F = 250 \mu\text{A}$	42.0		250	μΑ
IH(EN)	High-level enable input current	$V_{CC} = 5.5 V$,	V _(EN) = 2 V		-0.2		mA
IL(EN)	Low-level enable input current	V _{CC} = 5.5 V,	V _(EN) = 0.5 V		-0.5	-2	mA
Іссн	Supply current, high-level output	$V_{CC} = 5.5 \text{ V},$ $I_{F} = 0$	$V_{(EN)} = 0.5 V,$		10	15	mA
ICCL	Supply current, low-level output	V _{CC} = 5.5 V, I _F = 10 mA	$V_{(EN)} = 0.5 V,$		13	19	mA
110	Input-output insulation leakage current	$V_{IO} = 3000 \text{ V},$ $T_A = 25 ^{\circ}\text{C},$ See Note 1	t = 5 s, RH = 45%,	V.		1	μА
rio	Input-output resistance	V _{IO} = 500 V, See Note 1	T _A = 25 °C,		1012		Ω
Ci	Input capacitance	V _F = 0,	f = 1 MHz		60		pF
Cio	Input-output capacitance	f = 1 MHz, See Note 1	T _A = 25°C,		0.6		pF

 † All typical values are at V_{CC} = 5 V, T_A = 25 °C. NOTE 1: These parameters are measured between pins 2 and 3 shorted together and pins 5, 6, 7, and 8 shorted together.

switching characteristics at VCC = 5 V, TA = 25 °C

PARAMETER		PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
tPLH	Propagation delay time, low-to-high level output, from LED input	I _F = 7.5 mA, C _L = 15 pF,	$R_L = 350 \Omega$, See Figure 1		42	75	ns
^t PHL	Propagation delay time, high-to-low level output, from LED input	I _F = 7.5 mA, C _L = 15 pF,	$R_L = 350 \Omega$, See Figure 1		42	75	ns
[†] PLH(EN)	Propagation delay time, low-to-high level output, from enable	I _F = 7.5 mA, C _L = 15 pF,	$R_L = 350 \Omega$, See Figure 2	PUKS	40		ns
tPHL(EN)	Propagation delay time, high-to-low level output, from enable	I _F = 7.5 mA, C _L = 15 pF,	$R_L = 350 \Omega$, See Figure 2	5 - 35 3 - 3	25		ns
t _r	Rise time	I _F = 7.5 mA, C _L = 15 pF	$R_L = 350 \Omega$,		20		ns
tf	Fall time	I _F = 7.5 mA, C _L = 15 pF	$R_L = 350 \Omega$,		30		ns
$\frac{dV_{CM}}{dt}$ (H)	Common-mode input transient immunity, high-level output	$\Delta V_{CM} = 50 \text{ V},$ $R_L = 350 \Omega,$	I _F = 0, See Note 2 and Figure 3	1000	10000		V/μs
$\frac{dV_{CM}}{dt}$ (L)	Common-mode input transient immunity, low-level output	$\Delta V_{CM} = -50 \text{ V},$ $R_L = 350 \Omega,$	I _F = 7.5 mA, See Note 2 and Figure 3	- 1000 -	- 1000		V/μs

NOTE 2: Common-mode input transient immunity, high-level output, is the maximum rate of rise of the common-mode input voltage that does not cause the output voltage to drop below 2 V. Common-mode input transient immunity, low-level output, is the maximum rate of fall of the common-mode input voltage that does not cause the output voltage to rise above 0.8 V.






FIGURE 1. tPLH AND tPHL FROM LED INPUT TEST CIRCUIT AND WAVEFORMS





FIGURE 2. tpLH(EN) AND tpHL(EN) FROM ENABLE TEST CIRCUIT AND WAVEFORMS

NOTE A: CL is approximately 15 pF, which includes probe and stray wiring capacitances.



PARAMETER MEASUREMENT INFORMATION



VOLTAGE WAVEFORMS

FIGURE 3. TRANSIENT IMMUNITY TEST CIRCUIT AND WAVEFORMS

TYPICAL APPLICATION INFORMATION

A ceramic capacitor $(0.01~\mu\text{F})$ to $0.1~\mu\text{F})$ should be connected between pins 8 and 5 to stabilize the highgain amplifier. The total lead length between the capacitor and the optocoupler should not exceed 20 mm (0.8 inches). Failure to provide a bypass capacitor may result in impaired switching characteristics.




FIGURE 4. RECOMMENDED PRINTED CIRCUIT BOARD LAYOUT


INPUT DIODE FORWARD CURRENT VS

FORWARD VOLTAGE

Optocouplers (Isolators)

LOW-LEVEL OUTPUT VOLTAGE

VS FREE-AIR TEMPERATURE



HIGH-LEVEL OUTPUT CURRENT

1.6

FREE-AIR TEMPERATURE





FIGURE 7

TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME FROM LED INPUT



PROPAGATION DELAY TIME FROM LED INPUT

FIGURE 8






FIGURE 9





Optocouplers (Isolators)

- Compatible with TTL and LSTTL Inputs
- Low Input Current Required for On-State Output . . . 5 mA Max
- High-Voltage Electrical Insulation . . . 3000 V DC Min

- High-Speed Switching . . . 75 ns Max
- Directly Interchangeable with Hewlett Packard HCPL2630
- UL Recognized . . . File Number E65085

description


The HCPL2630 is a dual optocoupler designed for use in high-speed digital interfacing applications that require high-voltage isolation between the input and output. Applications include line receivers, microprocessors or computer interface, and other control systems.

Each channel of the HCPL2630 optocoupler consists of a GaAsP light-emitting diode and an integrated light detector composed of a photodiode, a high-gain amplifier, and a Schottky-clamped open-collector output transistor. An input diode forward current of 5 milliamperes will switch the output transistor low, providing an on-state drive current of 13 milliamperes (eight 1.6-milliampere TTL loads).

The device is mounted in a standard 8-pin dual-in-line plastic package.


The HCPL2630 is characterized for operation over the temperature range of 0 °C to 70 °C.

mechanical data



3

Optocouplers (Isolators)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC
Reverse input voltage
Output voltage
Peak forward input current, each channel (≤1 ms duration)
Average forward input current, each channel
Output current, each channel
Output power dissipation
Storage temperature range
Operating free-air temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Output supply voltage (see Note 1)	4.5	5	5.5	V
IF(on)	Input forward current to turn output on	6.3		15	mA
IF(off)	Input forward current to turn output off	0		250	μΑ
loL	Low-level (on-state) output current	9		13	mA
TA	Operating free-air temperature	0	- IOTE	70	°C

NOTE 1: All voltage values are with respect to GND (pin 5).



electrical characteristics over recommended operating free-air temperature range (unless otherwise

	PARAMETER	PARAMETER TEST CONDITIONS		MIN TYP†	MAX	UNIT
VF	Input forward voltage	IF = 10 mA,	$T_A = 25$ °C	1.6	1.75	V
αVF	Temperature coefficient of forward voltage	IF = 10 mA		-1.8		mV/°C
VBR	Input reverse breakdown voltage	$I_R = 10 \mu A$,	$T_A = 25$ °C	5		V
VOL	Low-level output voltage	$V_{CC} = 5.5 \text{ V},$ $I_{OL} = 13 \text{ mA}$	IF = 5 mA,	0.23	0.6	V
ІОН	High-level output current	$V_{CC} = 5.5 \text{ V},$ $I_{F} = 250 \mu \text{A}$	$V_{O} = 5.5 V,$	71/201	250	μΑ
Іссн	Supply current, high-level output	$V_{CC} = 5.5 V$,	I _F = 0	20	30	mA
ICCL	Supply current, low-level output	$V_{CC} = 5.5 V$,	IF = 10 mA	26	36	mA
III	Input-input insulation leakage current	$V_{II} = 500 \text{ V},$ $T_A = 25 ^{\circ}\text{C}$ See Note 2		0.005		μΑ
lio	Input-output insulation leakage current	$V_{IO} = 3000 \text{ V},$ $T_A = 25 ^{\circ}\text{C},$ See Note 1			1	μА
r _{II}	Input-input resistance	V _{II} = 500 V, See Note 2	T _A = 25 °C,	1011		Ω
rIO	Input-output resistance	V _{IO} = 500 V, See Note 1	T _A = 25 °C,	1012		Ω
Ci	Input capacitance	V _F = 0,	f = 1 MHz	60		pF
Cii	Input-input capacitance	$V_F = 0$,	f = 1 MHz	0.25	NATE OF	pF
C _{io}	Input-output capacitance	f = 1 MHz, See Note 1	$T_A = 25$ °C,	0.6		pF

 † All typical values are at V_{CC} = 5 V, T_A = 25 °C. NOTES: 1. These parameters are measured between pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together.

2. These parameters are measured between pins 1 and 2 shorted together and pins 3 and 4 shorted together.

switching characteristics at VCC = 5 V, TA = 25 °C

	PARAMETER TEST CONDITIONS		MIN TY	P MAX	UNIT	
^t PLH	Propagation delay time, low-to-high-level output, from LED input	I _F = 7.5 mA, C _L = 15 pF,	$R_L = 350 \Omega,$ See Figure 1	4	2 75	ns
^t PHL	Propagation delay time, high-to-low level output, from LED input	I _F = 7.5 mA, C _L = 15 pF,	$R_L = 350 \Omega$, See Figure 1	4	2 75	ns
t _r	Rise time	$I_F = 7.5 \text{ mA},$ $C_L = 15 \text{ pF}$	$R_L = 350 \Omega$,	2	0	ns
tf	Fall time	I _F = 7.5 mA, C _L = 15 pF	$R_L = 350 \Omega$,	3	0	ns
$\frac{dV_{CM}}{dt}$ (H)	Common-mode input transient immunity, high-level output	$\Delta V_{CM} = 10 \text{ V},$ $R_L = 350 \Omega,$ See Note 3 and Fi		5	0	V/μs
$\frac{dV_{CM}}{dt}$ (L)	Common-mode input transient immunity, low-level output	$\Delta V_{CM} = -10 \text{ V},$ $R_L = 350 \Omega,$ See Note 3 and Fi		- 15	0	V/µs


NOTE 3: Common-mode input transient immunity, high-level output, is the maximum rate of rise of the common-mode input voltage that does not cause the output voltage to drop below 2 V. Common-mode input transient immunity, low-level output, is the maximum rate of fall of the common-mode input voltage that does not cause the output voltage to rise above 0.8 V.



(EACH CHANNEL) PULSE GENERATOR $Z_0 = 50 \Omega$ $t_r = 5 \text{ ns}$ INPUT MONITOR 47 Ω (See Note A) OUTPUT

TEST CIRCUIT

PARAMETER MEASUREMENT INFORMATION



NOTE A: CL is approximately 15 pF, which includes probe and stray wiring capacitances.

FIGURE 1. tPLH AND tPHL FROM LED INPUT TEST CIRCUIT AND WAVEFORMS



PARAMETER MEASUREMENT INFORMATION (EACH CHANNEL)




FIGURE 2. TRANSIENT IMMUNITY TEST CIRCUIT AND WAVEFORMS

TYPICAL APPLICATION INFORMATION

A ceramic capacitor $(0.01~\mu\text{F})$ to $0.1~\mu\text{F})$ should be connected between pins 8 and 5 to stabilize the highgain amplifier. The total lead length between the capacitor and the optocoupler should not exceed 20 mm (0.8~inches). Failure to provide a bypass capacitor may result in impaired switching characteristics.





FIGURE 3. RECOMMENDED PRINTED CIRCUIT BOARD LAYOUT





VF-Forward Voltage-V

FIGURE 4

LOW-LEVEL OUTPUT VOLTAGE

VS




FIGURE 5

Optocouplers (Isolators)

HIGH-LEVEL OUTPUT CURRENT






FIGURE 6

TYPICAL CHARACTERISTICS


PROPAGATION DELAY TIME FROM LED INPUT




PROPAGATION DELAY TIME FROM LED INPUT







PROPAGATION DISLAY TIME FROM LED INPUT



- Gallium Arsenide Phosphide LED Optically Coupled to an Integrated Circuit Detector
- Compatible with TTL and LSTTL Inputs
- Low Input Current Required for On-State Output . . . 5 mA Max
- High-Voltage Electrical Insulation . . . 3000 V DC Min

- High-Speed Switching . . . 75 ns Max
- Directly Interchangeable with Hewlett Packard HCPL2631
- UL Recognized . . . File Number E65085
- Internal Shield for High Common-Mode Rejection

description


The HCPL2631 is a dual optocoupler designed for use in high-speed digital interfacing applications that require high-voltage isolation between the input and output. Applications include line receivers, microprocessors or computer interface, and other control systems.

Each channel of the HCPL2631 optocoupler consists of a GaAsP light-emitting diode and an integrated light detector composed of a photodiode, a high-gain amplifier, and a Schottky-clamped open-collector output transistor. An input diode forward current of 5 mA will switch the output transistor low, providing an on-state drive current of 13 mA (eight 1.6-mA TTL loads).

The device is mounted in a standard 8-pin dual-in-line plastic package. The internal shield provides a guaranteed common-mode transient immunity of 1000 $v/\mu s$ minimum.

The HCPL2631 is characterized for operation over the temperature range of 0°C to 70°C.

mechanical data




POST OFFICE BOX 655303 - DALLAS, TEXAS 75265

TEXAS TO Copyright © 1

Optocouplers (Isolators)

3

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters. Copyright © 1988, Texas Instruments Incorporated



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC	7 V
Reverse input voltage	
Output voltage	
Peak forward input current, each channel (≤1 ms duration)	30 mA
Average forward input current, each channel	15 mA
Output current, each channel	16 mA
Output power dissipation	85 mW
Storage temperature range	55°C to 125°C
Operating free-air temperature range	0°C to 70°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

recommended operating conditions

		MIN	NOM	MAX	UNIT
Vcc	Output supply voltage (see Note 1)	4.5	5	5.5	V
IF(on)	Input forward current to turn output on	6.3		15	mA
IF(off)	Input forward current to turn output off	0		250	μΑ
loL	Low-level (on-state) output current			13	mA
TA	Operating free-air temperature	0		70	°C

NOTE 1: All voltage values are with respect to GND (pin 5).



Optocouplers (Isolators)

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	PARAMETER TEST CONDITIONS		MIN TYP†	MAX	UNIT
VF	Input forward voltage	I _F = 10 mA,	T _A = 25°C	1.6	1.75	V
αVF	Temperature coefficient of forward voltage	I _F = 10 mA		-1.8	JES V	mV/°C
VBR	Input reverse breakdown voltage	$I_R = 10 \mu A$,	T _A = 25°C	5		V
VOL	Low-level output voltage	$V_{CC} = 5.5 \text{ V},$ $I_{OL} = 13 \text{ mA}$	I _F = 5 mA,	0.23	0.6	V
ЮН	High-level output current	$V_{CC} = 5.5 \text{ V},$ $I_F = 250 \mu\text{A}$	$V_0 = 5.5 V,$	10/91	250	μΑ
Іссн	Supply current, high-level output	$V_{CC} = 5.5 V,$	IF = 0	20	30	mA
ICCL	Supply current, low-level output	$V_{CC} = 5.5 V,$	I _F = 10 mA	26	38	mA
Щ	Input-input insulation leakage current	$V_{II} = 500 \text{ V},$ $T_A = 25 ^{\circ}\text{C}$ See Note 2		0.005		μΑ
110	Input-output insulation leakage current	$V_{IO} = 3000 \text{ V},$ $T_A = 25 ^{\circ}\text{C},$ See Note 1			1	μА
rjj	Input-input resistance	V _{II} = 500 V, See Note 2	T _A = 25°C,	1011		Ω
rio	Input-output resistance	V _{IO} = 500 V, See Note 1	T _A = 25°C,	1012		Ω
Ci	Input capacitance	$V_F = 0$,	f = 1 MHz	60		pF
Cii	Input-input capacitance	V _F = 0,	f = 1 MHz	0.25		pF
Cio	Input-output capacitance	f = 1 MHz, See Note 1	T _A = 25°C,	0.6		pF

 † All typical values are at V_{CC} = 5 V, T_A = 25 °C.

NOTES: 1. These parameters are measured between pins 1, 2, 3, and 4 shorted together and pins 5, 6, 7, and 8 shorted together.


2. These parameters are measured between pins 1 and 2 shorted together and pins 3 and 4 shorted together.

switching characteristics at VCC = 5 V, TA = 25 °C

	PARAMETER	TEST CON	MIN	TYP	MAX	UNIT	
^t PLH	Propagation delay time, low-to-high-level output, from LED input	I _F = 7.5 mA, C _L = 15 pF,			42	75	ns
^t PHL	Propagation delay time, high-to-low level output, from LED input	I _F = 7.5 mA, C _L = 15 pF,	-		42	75	ns
t _r	Rise time	I _F = 7.5 mA, C _L = 15 pF	$R_L = 350 \Omega$,		20		ns
tf	Fall time	I _F = 7.5 mA, C _L = 15 pF	$R_L = 350 \Omega$,		30		ns
dV _{CM} (H)	Common-mode input transient immunity, high-level output	$\Delta V_{CM} = 50 \text{ V},$ $R_L = 350 \Omega,$ See Note 3 and F		1000	10 000		V/μs
dV _{CM} (L)	Common-mode input transient immunity, low-level output	$\Delta V_{CM} = -50 \text{ V},$ $R_L = 350 \Omega,$ See Note 3 and F		-1000 -	10 000		V/μs

NOTE 3: Common-mode input transient immunity, high-level output, is the maximum rate of rise of the common-mode input voltage that does not cause the output voltage to drop below 2 V. Common-mode input transient immunity, low-level output, is the maximum rate of fall of the common-mode input voltage that does not cause the output voltage to rise above 0.8 V.






NOTE A: CL is approximately 15 pF, which includes probe and stray wiring capacitances.

FIGURE 1. tPLH AND tPHL FROM LED INPUT TEST CIRCUIT AND WAVEFORMS

WAVEFORMS



PARAMETER MEASUREMENT INFORMATION (EACH CHANNEL)



VOLTAGE WAVEFORMS
FIGURE 2. TRANSIENT IMMUNITY TEST CIRCUIT AND WAVEFORMS

TYPICAL APPLICATION INFORMATION

A ceramic capacitor $(0.01~\mu\text{F}\ \text{to}\ 0.1~\mu\text{F})$ should be connected between pins 8 and 5 to stabilize the highgain amplifier. The total lead length between the capacitor and the optocoupler should not exceed 20 mm (0.8~inches). Failure to provide a bypass capacitor may result in impaired switching characteristics.





FIGURE 3. RECOMMENDED PRINTED CIRCUIT BOARD LAYOUT





1.3 1.4


1.1

Optocouplers (Isolators)

1.2

LOW-LEVEL OUTPUT VOLTAGE

FREE-AIR TEMPERATURE



1.5 VF-Forward Voltage-V

1.6 1.7

FIGURE 4

TA-Free-Air Temperature-°C

20 30 40 50 60

70 80

FIGURE 5

HIGH-LEVEL OUTPUT CURRENT

0 10






FIGURE 6

INSTRUMENTS


3

Optocouplers (Isolators)

TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIME FROM LED INPUT

PULSE FORWARD CURRENT



PROPAGATION DELAY TIME FROM LED INPUT

LOAD RESISTANCE







FIGURE 8







● Low Input Current Requirement . . . 0.5 mA

High-Speed Switching . . . 100 kbit/s Typ

High Common-Mode Transient Immunity . . . 500 V/μs Typ

• High-Voltage Electrical Insulation . . . 3000 V DC Min

High Output Current Rating of 60 mA

• UL Recognized . . . File Number 65085

description


These devices are useful where large common-mode input signals exist, and in applications that require high-voltage isolation between circuits. Applications include line receivers, telephone ring detectors, power line monitors, high-voltage status indicators, and circuits that require isolation between input and output.

The HCPL2730 and HCPL2731 dual-channel high-gain optocouplers each consists of a pair of light-emitting diodes and integrated high-gain photon detectors. The V_{CC} and output terminals may be tied together to achieve conventional photodarlington operation. An integrated emitter-base bypass resistor is provided for low leakage.

The HCPL2730 is designed for use primarily in TTL applications. An LED input current of 1.6 mA and a minimum current-transfer ratio of 300% from 0 °C to 70 °C allow operation with one TTL-load input and one TTL-load output utilizing a 2.2-k Ω pullup resistor.

The HCPL2731 is designed for use in CMOS, LSTTL, or other low-power applications. This device has a minimum current-transfer ratio of 400% for only 0.5-mA input current over an operating temperature range of 0 °C to 70 °C.

mechanical data




PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1989, Texas Instruments Incorporated

3


Optocouplers (Isolators)



absolute maximum ratings at 25 °C free-air temperature range (unless otherwise noted)

Supply and output voltage range, VCC and VO: HCPL27300.5 V to 7 V
HCPL2731
Reverse input voltage
Peak input forward current per channel (pulse duration = 1 ms, 50% duty cycle) 40 mA
Average forward input current per channel at (or below) 50 °C free-air
temperature (see Note 1)
Output current per channel at (or below) 35 °C free-air temperature (see Note 2) 60 mA
Input power dissipation per channel at (or below) 50 °C free-air temperature (see Note 3) 35 mW
Output power dissipation per channel at (or below) 35 °C free-air
temperature (see Note 4)
Operating temperature range — 40°C to 85°C
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

- NOTES: 1. Derate linearly above 50 °C free-air temperature at a rate of 0.57 mA/°C.
 - 2. Derate linearly above 35 °C free-air temperature at a rate of 1.2 mA/°C.
 - 3. Derate linearly above 50 °C free-air temperature at a rate of 1.0 mW/°C.
 - 4. Derate linearly above 35 °C free-air temperature at a rate of 2.0 mW/°C.





electrical characteristics over operating free-air temperature range of 0 °C to 70 °C (unless otherwise

	PARAMETER	TEST CO	NDITIONS	HCPL2730			HCPL2731			UNIT
2 2 20		TEST CO	NDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	
VF	Input forward voltage	$I_F = 1.6 \text{ mA},$	$T_A = 25 ^{\circ}C$	richiner:	1.5	1.7		1.5	1.7	V
αVF	Temperature coefficient of forward voltage	IF = 1.6 mA			-1.8		inpun'i	-1.8	es rigiri	mV/°C
VBR	Input breakdown voltage	$I_R = 10 \mu A$,	T _A = 25°C	5	- 10/11/2		5			V
		V _{CC} = 4.5 V,	IF = 1.6 mA,	4	0.1	0.4				
		I _{OL} = 4.8 mA,	$I_B = 0$		0.1	0.4				
		V _{CC} = 4.5 V,	I _F = 1.6 mA,		The Park			0.1	0.4	
V	I am land allows with an	$I_{OL} = 8 \text{ mA},$	IB = 0				butte Att	0.1	0.4	V
VOL	Low-level output voltage	$V_{CC} = 4.5 V$,	$I_F = 5 \text{ mA},$			T WHO T	Admir o	0.1	0.4	·
		I _{OL} = 15 mA,	IB = 0	III.	(A)			0.1	0.4	
		$V_{CC} = 4.5 V$,	IF = 12 mA,					0.2	0.4	
		I _{OL} = 24 mA,		31 -875		WW.	10/301	0.2	0.4	MO
		V _{CC} = 7 V,	$V_0 = 7 V$,		0.1 250				1	
lau	High-level output current	IF = 0,			0.1	230		10 10 10 IN		μΑ
ЮН		$V_{CC} = 18 V$					0.05 100			μΑ
815/0	N. C. S.	IF = 0,	I _B = 0	7	123 2 S	- 10	, 1000	0.00	100	1
	Supply current,	V _{CC} = 7 V,	$I_0 = 0,$		4		-			
locu		IF = 0,		age to reded	per yels	r ylakadi (njerust diam-no)		Commit	nA	
ІССН	high-level output	V _{CC} = 18 V,		9 wohld			time set	5		1 "
	A 3 0 exces seit of s	IF = 0,		1 allanian	Todas et	o de mai	DATED BE	14 18	10 9781	
	Supply current, low-level output	V _{CC} = 7 V,	A STATE OF THE PARTY OF THE PAR	UI TANUE D	0.4		CONTRACTOR !			
		$I_{F1} = 1.6 \text{ mA},$	$I_{F2} = 1.6 \text{ mA}$							
ICCL		I _B = 0		SOFT				1-13-11	mA	
·CCL		$V_{CC} = 18 V$,								
		$I_{F1} = 1.6 \text{ mA},$	$I_{F2} = 1.6 \text{ mA}$					0.6		
		I _B = 0								
		$V_{CC} = 4.5 V,$								
		$I_F = 0.5 \text{ mA},$	$I_B = 0,$				400%	1800%		
CTR	Current transfer ratio	See Note 5								
		$V_{CC} = 4.5V$,	•							
		IF = 1.6 mA,	$I_B = 0$,	300%	1000%		500%	1600%		
		See Note 5			1011			1011		-
rii	Input-input resistance	V _{ii} = 500 V	C N C		1012			1012		Ω
rio	Input-output resistance	$V_{io} = 500 \text{ V},$ $V_{ii} = 500 \text{ V},$	t = 5 s,	-	10.2		-	10.2		Ω
lii	Input-input insulation	$V_{ii} = 500 \text{ V},$ $RH = 45\%$	t = 5 s,		0.005			0.005		μΑ
	leakage current	Vio = 3000 V,	t = 5 c	+				1	THE PARTY	
l.	Input-output insulation	$V_{io} = 3000 \text{ V},$ $T_A = 25 ^{\circ}\text{C},$				1			1	
lio	leakage current	See Note 6	1111 - 4570,							μΑ
Ci	Input capacitance	V _F = 0,	f = 1 MHz	1	60			60		pF
Cii	Input-input capacitance	f = 1 MHz	1 - 1 101112		0.25			0.25		pF
Cio	Input-output capacitance	f = 1 MHz,	See Note 6	-	0.6			0.6		pF

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C, unless otherwise noted. NOTES: 5. Current transfer ratio is defined as the ratio of output collector current I_O to the forward LED input current I_F times 100%.

^{6.} These parameters are measured between pins 2 and 3 shorted together and pins 5, 6, 7 and 8 shorted together.

0
0
C
C
00
=
0
9
Sie

(Isolators)


		TEST CONDITIONS		HCPL2730			HCPL2731			LIBUT
	PARAMETER			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Years	XAM THEY MAN	IF = 1.6 mA, See Figure 1	$R_L = 2.2 \text{ k}\Omega$,	609 Ta	2	20		2	20	
^t PHL	Propagation delay time, high-to-low level output	I _F = 0.5 mA, See Figure 1	$R_L = 4.7 \text{ k}\Omega$	Am 8.1 = gi ImpleMone 7		7	100	μs		
		I _F = 12 mA, See Figure 1	$R_L = 270 \Omega$,	A.	0.4	2	ognitlav	0.4	2	RS
^t PLH		IF = 1.6 mA, See Figure 1	$R_L = 2.2 \text{ k}\Omega$,Adv II	4	35		5	35	
		I _F = 0.5 mA, See Figure 1	$R_L = 4.7 \text{ k}\Omega$	An	1-1	ol.	ngatipe	6	60	μs
		I _F = 12 mA, See Figure 1	$R_L = 270 \Omega$,	, Am :	3	10	-	2	10	
dt (H)	Common-mode input transient immunity, high-level output	$V_{CM} = 10 \text{ Vp-p},$ $R_L = 2.2 \text{ k}\Omega,$ See Figure 2	I _F = 0, See Notes 7 and 8,	Am I	500	of Land		500		V/μs
dt (L)	Common-mode input transient immunity, low-level output	$V_{CM} = 10 \text{ Vp-p},$ $R_L = 2.2 \text{ k}\Omega,$ See Notes 7 and 8	See Figure 2	V 8	- 500			- 500		V/μs


NOTES: 7. Common-mode transient immunity, high-level output, is the maximum rate of rise of the common-mode input voltage that does not cause the output voltage to drop below 2 V. Common-mode input transient immunity, low-level output, is the maximum rate of fall of the common-mode input voltage that does not cause the output voltage to rise above 0.8 V.

8. In applications where dV/dt may exceed 50,000 V/µs (such as static discharge) a series resistor, R_{CC}, should be included to protect the detector IC from destructively high surge currents. The recommended value is:

$$R_{CC} \approx \frac{1}{0.15 \text{ lp (mA)}} \text{ k}\Omega$$


PARAMETER MEASUREMENT INFORMATION






NOTE A: CL includes probe and stray capacitances.

FIGURE 1. SWITCHING TEST CIRCUIT AND WAVEFORMS



TEST CIRCUIT




NOTE A: In applications where dV/dt may exceed 50,000 V/ μ s (such as static discharge) a series resistor, R_{CC}, should be included to protect the detector IC from destructively high surge currents. The recommended value is:


$$R_{CC} \approx \frac{1}{0.15 \text{ Ip (mA)}} \text{ k}\Omega$$

FIGURE 2. TRANSIENT IMMUNITY TEST CIRCUIT AND WAVEFORMS

Optocouplers (Isolators)


TYPICAL CHARACTERISTICS






HCPL2731


INPUT DIODE FORWARD CURRENT









0.80







200

0

0.1 0.2 0.4 0.7 1

Optocouplers (Isolators)

2 IF-Input Diode Forward Current-mA FIGURE 7

HCPL2731 RELATIVE CURRENT TRANSFER RATIO

4 7 10 20




FIGURE 9

TA-Free-Air Temperature-°C

HCPL2730 RELATIVE CURRENT TRANSFER RATIO




FIGURE 8

PROPAGATION DELAY TIMES

TA-Free-Air Temperature- °C

10 20 30 40 50 60 70 80

VS FREE-AIR TEMPERATURE




FIGURE 10

TYPICAL CHARACTERISTICS

PROPAGATION DELAY TIMES

FREE-AIR TEMPERATURE




FIGURE 11

HCPL2731 PROPAGATION DELAY TIMES

FREE-AIR TEMPERATURE






FIGURE 12

3

Optocouplers (Isolators)

TYPICAL CHARACTERISTICS





Optocouplers (Isolators)

3-108

TEXAS W

3


Optocouplers (Isolators)

COMPATIBLE WITH STANDARD TTL INTEGRATED CIRCUITS

- Gallium Arsenide Diode Infrared Source Optically Coupled to a Silicon N-P-N Phototransistor
- High Direct-Current Transfer Ratio
- Base Lead Provided for Conventional Transistor Biasing
- High-Voltage Electrical Isolation . . . 1.5-kV or 3.55-kV Rating
- Plastic Dual-In-Line Package
- High-Speed Switching: $t_r = 5 \mu s$, $t_f = 5 \mu s$ Typical
- Designed to be Interchangeable with General Instruments MCT2 and MCT2E

mechanical data

The package consists of a gallium arsenide infrared-emitting diode and an n-p-n silicon phototransistor mounted on a 6-lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high-humidity conditions. Unit weight is approximately 0.52 grams.



absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Input-to-Output Voltage:	MCT2	± 1.5 kV
	MCT2E	± 3.55 kV
Collector-Base Voltage		70 V
	(See Note 1)	
	age	
Input-Diode Continuous F	Forward Current	60 mA
Input-Diode Peak Forward	d Current ($t_W \le 1$ ns, PRF ≤ 300 Hz)	3 A
Continuous Power Dissip	ation at (or below) 25°C Free-Air Temperature	
Infrared-Emitting Dio	de (See Note 2)	200 mW
Phototransistor (See	Note 2)	200 mW
Total, Infrared-Emitti	ng Diode plus Phototransistor (See Note 3)	250 mW
	erature Range	
	nge	
Lead Temperature 1,6 m	m (1/16 inch) from Case for 10 Seconds	260°C
	the base-emitter diode is open-circuited.	

2. Derate linearly to 100 °C free-air temperature at the rate of 2.67 mW/ °C.

3. Derate linearly to 100 °C free-air temperature at the rate of 3.33 mW/ °C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



electrical characteristics at 25 °C free-air temperature

V#8.1	PARAMETER		TEST COL	NDITIONE	MC	UNIT		
	PARAMETE	R FALLAN Specimen	TEST COI	NDITIONS	MIN	TYP	MAX	UNII
V _(BR) CBO	Collector-Base Breakdown Volt	tage	$I_C = 10 \mu A$, $I_F = 0$	I _E = 0,	70	alarlar	Photot	V
V(BR)CEO	Collector-Emitter Breakdown Voltage		I _C = 1 mA, I _F = 0	I _B = 0,	30	19 libe	J oseB	V
V(BR)ECO	Emitter-Collecto Breakdown Volt	singly are of bancels	$I_E = 100 \mu A,$ $I_F = 0$	I _B = 0,	7	ME von	densaT	V
IR	Input Diode State Reverse Current		V _R = 3 V			1078	10	μА
Detroller (C)	On-State Operation Collector Photodico	Phototransistor Operation	V _{CE} = 10 V, I _B = 0	I _F = 10 mA,	2	5	dang sel Pandidi	mA
IC(on)		Photodiode Operation	$V_{CB} = 10 \text{ V},$ $I_E = 0$	I _F = 10 mA,	nglab en /	20	transport	μΑ
la, m	Off-State Collector Current	Phototransistor Operation	$V_{CE} = 10 \text{ V},$ $I_B = 0$	IF = 0		1	50	nA
IC(off)		Photodiode Operation	V _{CB} = 10 V, I _E = 0	IF = 0,		0.1	20	1 114
hee	Transistor Static Forward Current Transfer Ratio		$V_{CE} = 5 \text{ V},$ $I_{C} = 100 \mu\text{A},$	MCT2		250		
"FE			I _F = 0	MCT2E	100	300	1	
VF	Input Diode State Forward Voltage	- Service Company of the Company	I _F = 20 mA	111		1.25	1.5	V
VCE(sat)	Collector-Emitte Saturation Volta	distriction	$I_C = 2 \text{ mA},$ $I_B = 0$	I _F = 16 mA,		0.25	4	V
rio	Input-to-Output Internal Resistan	1033000	Vin-out = ± 1.5 kV for MCT2 ± 3.55 kV for MCT2E See Note 4					Ω
C _{io}	Input-to-Output Capacitance		V _{in-out} = 0, See note 4	f = 1 MHz,		1		pF

NOTE 4: These parameters are measured between both input-diode leads shorted together and all the phototransistor leads shorted together.

switching characteristics at 25 °C free-air temperature


PARAMETER		ACTED	TEST CONDITIONS	MC'	T2E	UNIT	
		METER	TEST CONDITIONS		TYP		MAX
tr	Rise Time	Phototransistor	$V_{CC} = 10 \text{ V}, I_{C(on)} = 2 \text{ mA}, R_L = 100 \Omega,$	of also	9880	10 Spills	
tf	Fall Time	Operation	See Test Circuit A of Figure 1	spalloV 1	5	1070500	μS
tr	Rise Time	Photodiode	$V_{CC} = 10 \text{ V}, I_{C(on)} = 20 \mu\text{A}, R_L = 1 \text{k}\Omega,$	DESTRUCTOR I	OF PARTY	7119 HIM	-
tf	Fall Time	Operation	See Test Circuit B of Figure 1	0.000	aV Bhu	वे नक्तानम	μS

Optocouplers (Isolators)

PARAMETER MEASUREMENT INFORMATION

Adjust amplitude of input pulse for:


IC(on) = 2 mA (Test Circuit A) or
IC(on) = 20 µA (Test Circuit B)




NOTES: a. The input waveform is supplied by a generator with the following characteristics: $Z_{OUt} = 50 \Omega$, $t_r \le 15$ ns, duty cycle $\approx 1\%$, $t_W = 100 \mu s$.

b. The output waveform is monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF.

FIGURE 1-SWITCHING TIMES





RELATIVE ON-STATE COLLECTOR CURRENT




FIGURE 4

NOTES: 5. Pulse operation of input diode is required for operation beyond limits shown by dotted lines.

6. These parameters were measured using pulse techniques. $t_{\rm W}$ = 1 ms, duty cycle \leq 2%.




- 250 V Phototriac Driver Output
- Gallium Arsenide Diode Infrared Source and Optically Coupled Silicon Triac Driver (Bilateral Switch)
- UL Recognized . . . File Number E65085
- High Isolation . . . 7500 V Peak
- Output Driver Designed for 115 V AC
- Standard 6-Pin Plastic DIP

- Directly Interchangeable with Motorola MOC3009, MOC3010, MOC3011, and MOC3012
- Direct Replacements for:
 TRW Optron OPI3009, OPI3010,
 OPI3011, and OPI3012;
 General Instrument MCP3009,
 MCP3010, MCP3011;
 General Electric GE3009, GE3010,
 GE3011, and GE3012

mechanical

Each device consists of a gallium arsenide infrared emitting diode optically coupled to a silicon phototriac mounted on a 6-pin lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high-humidity conditions.



3

Optocouplers (Isolators)



absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Input-to-output peak voltage, 5 s maximum duration, 60 Hz (see Note 1) 7.5 kV
Input diode reverse voltage
Input diode forward current, continuous
Output repetitive peak off-state voltage
Output on-state current, total rms value (50-60 Hz, full sine wave):
T _A = 25 °C
TA = 70°C 50 mA
Output driver nonrepetitive peak on-state current
(t _W = 10 ms, duty cycle = 10%, see Figure 7)
Continuous power dissipation at (or below) 25 °C free-air temperature:
Infrared-emitting diode (see Note 2)
Phototriac (see Note 3)
Total device (see Note 4)
Operating junction temperature range
Operating junction temperature range — -40 °C to 100 °C Storage temperature range — -40 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

- NOTES: 1. Input-to-output peak voltage is the internal device dielectric breakdown rating.
 - 2. Derate linearly to 100 °C free-air temperature at the rate of 1.33 mW/°C.
 - 3. Derate linearly to 100°C free-air temperature at the rate of 4 mW/°C.
 - 4. Derate linearly to 100 °C free-air temperature at the rate of 4.4 mW/ °C.


electrical characteristics at 25 °C free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
IR	Static reverse current		V _R = 3 V	15345.0v.10	0.05	100	μΑ
VF	Static forward voltage		IF = 10 mA	(0.14)(1(1) a/a)	1.2	1.5	V
DRM	Repetitive off-state curren	nt, either direction	V _{DRM} = 250 V, See Note 5		10	100	nA
dv/dt	Critical rate of rise of off-state voltage See Figure 1		See Figure 1		12	description.	V/µs
dv/dt(c)	Critical rate of rise of cor	nmutating voltage	I _O = 15 mA, See Figure 1		0.15		V/µs
	MOC3009			Waste Burera	15	30	120
	Input trigger current, MOC3010	MOC3010	arallal la grante	9.00 ASC P	8	15	mA
FT	either direction	MOC3011	Output supply voltage = 3 V	THE RESERVE	5	10	
		MOC3012			THE	5	
VTM	Peak on-state voltage, eit	her direction	I _{TM} = 100 mA	Mark Mark	1.8	3	V
lн	Holding current, either die	rection	The second of th		100		μΑ

NOTE 5: Test voltage must be applied within dv/dt rating.



PARAMETER MEASUREMENT INFORMATION



NOTE 6: The critical rate of rise of off-state voltage, dv/dt, is measured with the input at 0 volts. The frequency of V_{in} is increased until the phototriac just turns on. This frequency is then used to calculate the dv/dt according to the formula:


$$dv/dt = 2 \sqrt{2}\pi fV_{in}$$


The critical rate of rise of commutating voltage, dv/dt(c), is measured by applying occasional 5-volt pulses to the input and increasing the frequency of $V_{\rm in}$ until the phototriac stays on (latches) after the input pulse has ceased. With no further input pulses, the frequency of $V_{\rm in}$ is then gradually decreased until the phototriac turns off. The frequency at which turn-off occurs may then be used to calculate the dv/dt(c) according to the formula shown above.

FIGURE 1. CRITICAL RATE OF RISE TEST CIRCUIT

TYPICAL CHARACTERISTICS

EMITTING DIODE NORMALIZED TRIGGER CURRENT





TEXAS INSTRUMENTS




FIGURE 5

VS

dv/dt

75

_ dv/dt(c)

See Figure 1

0.24


0.20

0.16

0.12

100

Commutating 0.08



MAXIMUM RATINGS

NONREPETITIVE PEAK ON-STATE CURRENT PULSE DURATION TSM-Nonrepetitive Peak On-State Current-mA 3 TA = 25°C

FIGURE 7

1

tw-Pulse Duration-ms

10

100

0.1

TYPICAL APPLICATIONS




FIGURE 8. RESISTIVE LOAD

TYPICAL APPLICATIONS




FIGURE 9. INDUCTIVE LOAD WITH SENSITIVE-GATE TRIAC




FIGURE 10. INDUCTIVE LOAD WITH NONSENSITIVE-GATE TRIAC

- 400-V Phototriac Driver Output
- Gallium Arsenide Diode Infrared Source and Optically Coupled Silicon Triac Driver (Bilateral Switch)
- UL Recognized . . . File Number E65085
- High Isolation . . . 7500 V Peak
- Output Driver Designed for 220 V AC
- Standard 6-Pin Plastic DIP


- Directly Interchangeable with Motorola MOC3020, MOC3021, MOC3022, and MOC3023
- Direct Replacements for: TRW Optron OPI3020, OPI3021, OPI3022, and OPI3023;

General Instrument MCP3020, MCP3021, MCP3022;

General Electric GE3020, GE3021, GE3022, and GE3023

mechanical

Each device consists of a gallium arsenide infrared emitting diode optically coupled to a silicon phototriac mounted on a 6-pin lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high-humidity conditions.



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1985, Texas Instruments Incorporated

3

Optocouplers (Isolators)

absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Input-to-output peak voltage, 5 s maximum duration, 60 Hz (see Note 1) 7.5 kV	
Input diode reverse voltage	
Input diode forward current, continuous	
Output repetitive peak off-state voltage	
Output on-state current, total rms value (50-60 Hz, full sine wave):	
T _A = 25 °C	
T _A = 70 °C	
Output driver nonrepetitive peak on-state current	
(t _W = 10 ms, duty cycle = 10%, see Figure 7)	
Continuous power dissipation at (or below) 25 °C free-air temperature:	
Infrared-emitting diode (see Note 2)	
Phototriac (see Note 3)	
Total device (see Note 4)	
Operating junction temperature range	
Storage temperature range –40 °C to 150 °C	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

- NOTES: 1. Input-to-output peak voltage is the internal device dielectric breakdown rating.
 - 2. Derate linearly to 100 °C free-air temperature at the rate of 1.33 mW/ °C.
 - 3. Derate linearly to 100 °C free-air temperature at the rate of 4 mW/ °C.
 - 4. Derate linearly to 100 °C free-air temperature at the rate of 4.4 mW/°C.


electrical characteristics at 25 °C free-air temperature (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	MIN TYP	MAX	UNI
I _R	Static reverse current		V _R = 3 V	0.05	100	μΑ
VF	Static forward voltage	- BBB	I _F = 10 mA	1.2	1.5	V
IDRM	Repetitive off-state curren	nt, either direction	V _{DRM} = 400 V, See Note 5	10	100	nA
dv/dt	Critical rate of rise of off-	state voltage	See Figure 1	100		V/µs
dv/dt(c)	Critical rate of rise of con	nmutating voltage	I _O = 15 mA, See Figure 1	0.15		V/µs
	Input trigger current, MOC3021			15	30	Y.
			7	8	15	
FT	either direction	MOC3022	Output supply voltage = 3 V	5	10	mA
		MOC3023	coveral av s	3	5	
VTM	Peak on-state voltage, eit	her direction	I _{TM} = 100 mA	1.4	3	V
Н	Holding current, either dir	ection		100		μΑ

NOTE 5: Test voltage must be applied at a rate no higher than 12 $V/\mu s$.



PARAMETER MEASUREMENT INFORMATION



NOTE 6: The critical rate of rise of off-state voltage, dv/dt, is measured with the input at 0 volts. The frequency of V_{in} is increased until the phototriac just turns on. This frequency is then used to calculate the dv/dt according to the formula:


$$dv/dt = 2 \sqrt{2}\pi fV_{in}$$


The critical rate of rise of commutating voltage, dv/dt(c), is measured by applying occasional 5-volt pulses to the input and increasing the frequency of $V_{\rm in}$ until the phototriac stays on (latches) after the input pulse has ceased. With no further input pulses, the frequency of $V_{\rm in}$ is then gradually decreased until the phototriac turns off. The frequency at which turn-off occurs may then be used to calculate the dv/dt(c) according to the formula shown above.

FIGURE 1. CRITICAL RATE OF RISE TEST CIRCUIT

TYPICAL CHARACTERISTICS

EMITTING DIODE NORMALIZED TRIGGER CURRENT





Texas Instruments

MAXIMUM RATINGS

NONREPETITIVE PEAK ON-STATE CURRENT





FIGURE 4

TYPICAL APPLICATIONS



TYPICAL APPLICATIONS




FIGURE 6. INDUCTIVE LOAD WITH SENSITIVE-GATE TRIAC




FIGURE 7. INDUCTIVE LOAD WITH NONSENSITIVE-GATE TRIAC





FIGURE 6. INDUCTIVE LOAD WITH SENDITIVE DAYS TRIAC



Optocouplers (Isolators)



IGURE Z. INDUCTIVE LOAD WITH NONSENSITIVE-GATE TRIAC

- Gallium Arsenide Emitter Optically Coupled to a Photo-Detector Integrated Circuit
- Output Compatible with TTL/LSTTL Logic Levels
- Fan-Out of 8 TTL Loads
- Four Output Versions:
 OPI8012 Buffer Totem-Pole
 OPI8013 Buffer Open-Collector
 OPI8014 Inverter Totem-Pole
 OPI8015 Inverter Open-Collector
- High-Voltage Electrical Isolation . . . 3540-V
 Peak Rating

- Directly Interchangeable with TRW Optron OPI8012, OPI8013, OPI8014, OPI8015
- Standard 6-Pin Dual-In-Line Package
- Schmitt Trigger Stage with Hysteresis for High Noise Immunity
- 200-kilobaud Data Rate
- 70-ns Maximum Rise Time or Fall Time
- UL Recognized File Number E65085

mechanical data

Each device consists of a gallium arsenide infrared emitting diode and a silicon monolithic photo-detector integrated circuit. The device is mounted on a 6-pin lead frame encapsulated within an electrically nonconductive plastic compound. The photo-detector IC incorporates a photodiode, a linear amplifier, a Schmitt Trigger hysteresis stage, and a digital output stage.


OPI8012 9,40 (0.370) **OPI8013** 6 3 4 VCC 1 2 3 (See Note C) 5,46 (0.215) **OPI8014 OPI8015** VCC GND FALLS WITHIN JEDEC MO 001 AM DIMENSIONS NOTES: A. Leads are within 0,13 mm (0.005 inch) radius of true position (T.P.) with maximum material condition and unit installed. B. Pin 1 identified by index dot. C. Terminal connections: 4. Output Infrared-emitting 5. GND 2. Cathode detector diode 3. No internal connection 6. Supply Voltage, VCC) IC ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES

3

Optocouplers (Isolators)



schematic diagrams



absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

_	The state of the s
	Supply voltage, VCC
	Peak input-to-output isolation voltage (see Note 1)
	Output voltage (OPI8013, OPI8015)
	Input diode reverse voltage
	Input diode continuous forward current
	Continuous total power dissipation at (or below) 25 °C free-air temperature:
	Input diode (see Note 2)
	Output IC (see Note 3)
	Total (input diode plus output IC, see Note 4)
	Duration of output short to VCC or GND (OPI8012, OPI8014)
	Duration of output short to VCC (OPI8013, OPI8015)
	Storage temperature range
	Operating free-air temperature range
	Lead temperature 1,6 mm (1/16 inch) from the case for 1 second

- NOTES: 1. This rating applies between the input leads (pins 1 and 2) shorted together and the output, V_{CC}, and GND leads (pins 4, 5, and 6) shorted together.
 - 2. Derate linearly to 100 °C free-air temperature at the rate of 1.33 mW/°C
 - 3. Derate linearly to 100 °C free-air temperature at the rate of 2.67 mW/ °C
 - 4. Derate linearly to 100 °C free-air temperature at the rate of 3.33 mW/°C



recommended operating conditions

DPROTEIN CONTRACTOR OPERATE OP		OPI801 OPI801		
	MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}	4.75	5	5.25	V
High-level output current, IOH	МОУ	apasin's	-800	μΑ
Low-level output current, IOL	Jol	Jan tu:	12.8	mA
Operating free-air temperature, TA	-40	Medicinal	70	°C

electrical characteristics, $T_A = -40$ °C to 70 °C (unless otherwise noted)

	DADAMETED	TEST CONDITIONS		OPI8012			OPI8014			UNIT	
	PARAMETER			MIN	TYP [†]	MAX	MIN	TYP†	MAX	UNIT	
VF	Input diode forward voltage	I _F = 10 mA,	$T_A = 25$ °C	Aeni	1.2	1.5	bin win	1.2	1.5	٧	
I _R	Input diode reverse current	V _R = 3 V,	$T_A = 25$ °C	1,74	B- BV	100	99794	arebols	100	μΑ	
IFT +	Input diode positive-going threshold current	V _{CC} = 5 V		4.9	1.5	10	partivers week	1.5	10	mA	
IFT + /IFT -	Hysteresis ratio	V _{CC} = 5 V		N 8	1.4		to	1.4	stry-l	FIRE!	
Vall	High-level output voltage	$V_{CC} = 4.75 V$,	IF = 0	4.75-1	- 00V		2.4	3.2	Andrew Con-	V	
VOH	High-level output voltage	$I_{OH} = -800 \mu A$	IF = 10 mA	2.4	3.2					V	
VOL	Low-level output voltage	$V_{CC} = 4.75 V$,	IF = 0	7.75 V	0.2	0.4		March Broad	Control of	V	
VOL	Low-level output voltage	IOL = 12.8 mA	I _F = 10 mA	2.6 m	= 30			0.2	0.4	V	
loo	Short-circuit output current	$V_{CC} = 5.25 V$,	IF = 0	V 2000 10			-30	- 50	- 100	mA	
los	Short-circuit output current	V _O = 0	IF = 10 mA	-30	- 50	- 100				MA	
loo	Supply current	V _{CC} = 5.25 V	IF = 0		8	15		4	15	- A	
Icc	Supply current	vCC = 5.25 v	I _F = 10 mA		10	15	2.67	9	15	mA	

 $^{^{\}dagger}$ Typical values are at T_A = 25 °C.

switching characteristics, $T_A = 25$ °C

PARAMETER		TEST CONDITIONS		OPI8012			OPI8014			
	FANAIVIETEN	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
tr	Rise time	An Ol a st	W.E	25	70	mir yals	25	70	ns	
tf	Fall time	See Figure 1	A 068	9	70	arue lav	9	70	ns	
*****	Propagation delay time,	V _{CC} = 5 V, I _F = 10 mA, See Figure 1			- 1	only yels	b notes	Proper		
^t PLH	low-to-high-level output	Output load: 8 TTL equivalent circuits			5	gtun lav	3	5	μS	
*****	Propagation delay time,			3	5		1	5		
^t PHL	high-to-low-level output			3	5			5	μS	

recommended operating conditions

	OPI80 OPI80		
	MIN NON	MAX	UNIT
Supply voltage, V _{CC}	4.75	5.25	V
High-level output voltage, VOH	Legil John	30	V
Low-level output current, IOL	301 John	12.8	mA
Operating free-air temperature, TA	-40	70	°C

electrical characteristics, TA = -40 °C to 70 °C (unless otherwise noted)

The state of the	DADAMETED	TEST CONDITIONS		OPI8013			OPI8015			
	PARAMETER			MIN TYPT		MAX	MIN	TYPT	MAX	UNIT
VF	Input diode forward voltage	IF = 10 mA,	T _A = 25°C	Am	1.2	1.5	brawn	1.2	1.5	V
IR A	Input diode reverse current	V _R = 3 V,	$T_A = 25$ °C	T-V	En gy	100	D GRADA	sv shelb	100	μА
FT+	Input diode positive-going threshold current	V _{CC} = 5 V		V 2	1.5	10	-evijist Ilis	1.5	10	mA
IFT + /IFT -	Hysteresis ratio	V _{CC} = 5 V		VB	1.4	1 10	Q	1.4	oznaci.	7-16-7
lou	High-level output current	$V_{CC} = 4.75 V$,	I _F = 0	V 85/3	P JOY	I mode	design of the last	0.02	100	
ОН	High-level output current	V _{OH} = 30 V	IF = 10 mA	008-	2	100				μΑ
VOL	Low-level output voltage	$V_{CC} = 4.75 V$,	IF = 0	A-92'9	0.2	0.4	SALV THE	min town	Land	V
VOL	Low-level output voltage	I _{OL} = 12.8 mA	IF = 10 mA	ann this	= 10			0.2	0.4	V
lcc	Supply current	V _{CC} = 5.25 V	IF = 0	V 85 5	8	15	a sanstan	4	15	mA
	Supply culterit	VCC - 5.25 V	IF = 10 mA		10	15		9	15	mA


[†]Typical values are at $T_A = 25$ °C.

switching characteristics, TA = 25 °C

	PARAMETER	TEST COL	TEST CONDITIONS		OPI8013			OPI8015		
	PARAMETER	TEST COL			TYP	MAX	MIN	TYP	MAX	UNIT
t _r	Rise time	Crowno	mandare		30	70		30	70	ns
tf	Fall time	FR 1977 MINE			9	70		9	70	ns
MIN	Propagation delay time,	V _{CC} = 5 V,	$I_F = 10 \text{ mA},$		1	5	Laga.	2	5	NFI .
^t PLH	low-to-high-level output	$R_L = 360 \Omega$,	See Figure 1			5		3	5	μS
	Propagation delay time,			07 4	3	5	Joint	1	5	μS
^t PHL	high-to-low-level output			100 JF1			ESPECIA			real Phil

Optocouplers (Isolators)


PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a pulse generator with the following characteristics: PRF = 10 kHz, duty cycle = 50%, $t_f < 20$ ns, $t_f < 20$ ns, $t_{out} = 50 \Omega$.

- B. C_L includes probe and jig capacitance.
- C. All diodes are 1N3064 or 1N916.

FIGURE 1. SWITCHING TIMES








FIGURE 4

HYSTERESIS RATIO




FIGURE 3

OPI8013, OPI8015 LOW-LEVEL OUTPUT VOLTAGE vs

FREE-AIR TEMPERATURE






FIGURE 5

TYPICAL CHARACTERISTICS





OPI8012, OPI8014

OPI8012, OPI8013




FIGURE 8

OPI8014, OPI8015 NORMALIZED SUPPLY CURRENT

T_A-Free-Air Temperature - °C
FIGURE 7






FIGURE 9

OPI8012, OPI8014 RISE TIME AND FALL TIME



OPI8012, OPI8013

PROPAGATION DELAY TIME



OPI8013, OPI8015 RISE TIME AND FALL TIME






FIGURE 11

OPI8014, OPI8015 PROPAGATION DELAY TIME

FREE-AIR TEMPERATURE





FIGURE 13

GALLIUM ARSENIDE DIODE INFRARED SOURCE OPTICALLY COUPLED TO A HIGH-GAIN N-P-N SILICON PHOTOTRANSISTOR

- Photon Coupling for Isolator Applications
- Base Lead Provided for Conventional Transistor Biasing
- High Overall Current Gain . . . 1.5 Typ (TIL 103)
- High-Voltage Transistor . . . V(BR)CEO = 35 V Min
- High-Voltage Electrical Isolation . . . 1-kV Rating
- Stable over Wide Temperature Range

mechanical data



absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Input-to-Output Voltage
Collector-Emitter Voltage
Collector-Base Voltage
Emitter-Base Voltage
Input Diode Reverse Voltage
Input Diode Continuous Forward Current at (or below) 65°C Free-Air Temperature (See Note 1) 40 mA
Continuous Collector Current
Continuous Transistor Power Dissipation at (or below) 25°C Free-Air Temperature (See Note 2) 300 mW
Storage Temperature Range
Lead Temperature 1,6 mm (1/16 Inch) from Case for 10 Seconds

NOTES: 1. Derate linearly to 125°C free-air temperature at the rate of 0.67 mA/°C.

2. Derate linearly to 125 $^{\circ}$ C free-air temperature at the rate of 3 mW/ $^{\circ}$ C.

TEXAS INSTRUMENTS

Optocouplers (Isolators)

electrical characteristics at 25°C free-air temperature (unless otherwise noted)

	DADAMETE	LOIDWRITINE	TEOT	COMPLETE	NIC	T	TL102	2	1	TL103	3	
	PARAMETE	*	IESI	CONDITIO	JNS	MIN	TYP	MAX	MIN	TYP	MAX	UNI
V(BR)CBO	Collector-Base Bre	akdown Voltage	I _C = 100 μA,	IE = 0,	IF = 0	35	4		35			V
V(BR)CEO	Collector-Emitter	Breakdown Voltage	IC = 1 mA,	I _B = 0,	IF = 0	35	9 1		35			V
V(BR)EBO	Emitter-Base Brea	Emitter-Base Breakdown Voltage		IC = 0,	IF = 0	4			4			V
I _R	Input Diode Statio	Reverse Current	V _R = 2 V	HED ME	NOT HERE	right	1	100			100	μA
Ician	On-State	Phototransistor Operation	V _{CE} = 5 V,	I _B = 0,	I _F = 10 mA	2.5	6		10	15		m
IC(on)	Collector Current	Photodiode Operation	V _{CB} = 5 V,	IE = 0,	IF = 10 mA	-stgil	40			40		μА
		Phototransistor	VCE = 20 V,	I _B = 0,	IF = 0	HEAD,	6	100		6	100	n/
IC(off)	Off-State	Operation	V _{CE} = 20 V, T _A = 100° C	I _B = 0,	IF = 0,		4			4		щ
	Collector Current	Photodiode Operation	V _{CB} = 20 V,	IE = 0,	IF = 0		0.1			0.1	100 5 3 100 1.3 0.3 2	nA
hFE	Transistor Static F Current Transfer F		V _{CE} = 5 V,	I _C = 10 m	A,1F = 0		300			500		
VF	Input Diode Statio	Forward Voltage	IF = 10 mA					1.3			1.3	V
Vor	Collector Emitter	Saturation Voltage	I _C = 2.5 mA,	I _B = 0,	IF = 20 mA			0.3		119		V
VCE (sat)	Conector-Emitter	Saturation Voltage	I _C = 10 mA,	I _B = 0,	IF = 20 mA	1000				et and	0.3	V
rio	Input-to-Output In	nternal Resistance	Vin-out = ±1 kV,	See Note	3	1011	1012		1011	1012		5
Cio	Input-to-Output C	apacitance	V _{in-out} = 0,	f = 1 MH2	, See Note 3		2.5			2.5	214	p


NOTE 3: These parameters are measured between both input diode leads shorted together and all the phototransistor leads shorted together.

switching characteristics at 25°C free-air temperature

PARAMETER		METER	TEST CONDITIONS	TIL102	TIL103	UNIT
		WEIEN	TEST CONDITIONS	TYP	TYP	UNIT
tr	Rise Time	Phototransistor	V _{CC} = 20 V, I _B = 0, I _{C(on)} = 5 mA,	3	6	
tf	Fall Time	Operation	R _L = 100 Ω, See Test Circuit A of Figure 1	3	6	μs
tr	Rise Time	Photodiode	$V_{CC} = 20 \text{ V}, I_{E} = 0, I_{C(on)} = 50 \mu\text{A},$	150	150	
tf	Fall Time	Operation	R _L = 100 Ω, See Test Circuit B of Figure 1	150	150	ns

PARAMETER MEASUREMENT INFORMATION


Adjust amplitude of input pulse for: I_{C(on)} = 5 mA (Test Circuit A) or I_{C(on)} = 50 µA (Test Circuit B)




- NOTES: a. The input waveform is supplied by a generator with the following characteristics: $z_{OUT} = 50 \ \Omega$, $t_r \le 15 \ ns$, duty cycle $\approx 1\%$. For Test Circuit A, $t_W = 100 \ \mu s$. For Test Circuit B, $t_W = 1 \ \mu s$.
 - b. Waveforms are monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_{in} \ge 1 M \Omega$, $C_{in} \le 20$ pF.

FIGURE 1-SWITCHING TIMES


TYPICAL CHARACTERISTICS




TIL103
COLLECTOR CURRENT
vs



NOTE 4: This parameter was measured using pulse techniques. $t_{\rm W}$ = 100 μ s, duty cycle = 1%.






†Normalized to value at TA = 25°C

FIGURE 4 PHOTOTRANSISTOR COLLECTOR CURRENT


FIGURE 5



OFF-STATE COLLECTOR CURRENT

TIL102 AVERAGE SWITCHING TIME

FIGURE 6 FREE-AIR TEMPERATURE






FIGURE 8

NOTE 5: These parameters were measured in Test Circuits A and B of Figure 1 with R $_{\rm L}$ varied between 40 Ω and 10 k Ω .


INSTRUMENTS POST OFFICE BOX 655303 - DALLAS, TEXAS 75265

COMPATIBLE WITH STANDARD TTL INTEGRATED CIRCUITS

- Gallium Arsenide Diode Infrared Source Optically Coupled to a Silicon N-P-N Phototransistor
- High Direct-Current Transfer Ratio
- High-Voltage Electrical Isolation . . . 1.5-kV or 2.5-kV Rating
- Plastic Dual-In-Line Package
- High-Speed Switching: $t_r = 5 \mu s$, $t_f = 5 \mu s$ Typical

mechanical data

The package consists of a gallium arsenide infrared-emitting diode and an n-p-n silicon phototransistor mounted on a 6-lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high-humidity conditions. Unit weight is approximately 0.52 grams.



absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Input-	to-Output Voltage:	TIL111										100					CLA I	1110			1111	. :	±1.5 kV
		TIL114,	TIL11	6, T	IL11	7 .					. 0							iq.	0 .		100	. :	±2.5 kV
Collec	tor-Base Voltage											200						. 0			100		70 V
Collec	tor-Emitter Voltage	(See Note	1)																				30 V
Emitte	er-Collector Voltage			-uor	Carro	9 9		10011				je:				in in	970	F. Ho		1		.7.	7 V
Emitte	er-Base Voltage .																						7 V
Input-	Diode Reverse Volt	age					. 0	110	10		91	118-1	1917		da	16	80			345			3 V
Input-	Diode Continuous	Forward C	urrent	at (or be	ow)	25°	CF	ree-	Air	Ter	npe	ratu	re	See	e No	ote	2)					100 mA
Contir	nuous Power Dissipa	ation at (or	belov	v) 25	5°C F	ree-	۹ir ٔ	Tem	per	atur	re:												
	Infrared-Emitting D	iode (See	Note 3	3) .	. 181																		150 mW
	Phototransistor (Se	e Note 4)					20.0					60		7.1								. 1	150 mW
	Total, Infrared-Emi																						
	je Temperature Ran																						
	Temperature 1,6 mi																						

- NOTES: 1. This value applies when the base-emitter diode is open-circuited
 - Derate linearly to 100° C free-air temperature at the rate of 1.33 mA/° C. Derate linearly to 100°C free-air temperature at the rate of 2 mW/°C.
 - Derate linearly to 100°C free-air temperature at the rate of 2 mW/°C
 - 5. Derate linearly to 100°C free-air temperature at the rate of 3.33 mW/°C.

electrical characteristics at 25°C free-air temperature

	PARAMETER		TEST CO	NDITIONS		TL111		1	IL116		1	UNIT			
		paidner			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
V _(BR) CBO	Collector- Breakdow		I _C = 10 μA, I _F = 0	IE = 0,	70	inen	uO-R	70	High	0	70			V	
V(BR)CEO	Collector- Breakdow	THE PROPERTY OF THE PARTY OF TH	I _C = 1 mA, I _F = 0	I _B = 0,	30	upel	3 opi	30	dgita		30			V	
V(BR)EBO	Emitter-B Breakdow		I _E = 10 μA, I _F = 0	I _C = 0,	7	BOLL Islani	nich	7	Plant	0	7			V	
I _R	Input Diode Static Reverse Current		V _R = 3 V				10			10		azal	10	μА	
no bathu	On-State	Phototransistor	V _{CE} = 0.4 V, I _B = 0	I _F = 16 mA,	2	7	sbines since	s mu	lleg s	lo s	sanos sanos	agni	riug es	mA	
IC(on)	Collector	Operation	V _{CE} = 10 V, I _B = 0	I _F = 10 mA,	moh	90 BO	vab b	2	5	teb o	5	9	Gregori		
	Current	Photodiode Operation	V _{CB} = 0.4 V, I _E = 0	I _F = 16 mA,	7	20		7	20		7	20		μА	
lar m	Off-State Collector	Phototransistor Operation	V _{CE} = 10 V, I _B = 0	IF = 0,		1	50		1	50		1	50	nA	
IC(off)	Current	Photodiode Operation	V _{CB} = 10 V, I _E = 0	IF = 0,		0.1	20	1 22	0.1	20	4.199	0.1	20		
h	Transistor Forward (300	V _{CE} = 5 V, I _F = 0	I _C = 10 mA,	100	300	a c				200	550			
hFE	Transfer F		V _{CE} = 5 V, I _F = 0	I _C = 100 μA,	1500 OLG			100	300				1	H	
VF	Input Dio	de Static	I _F = 16 mA	2 168 70		1.2	1.4	Part.			SEL ITS	1.2	1.4	V	
-	Forward \	Voltage	IF = 60 mA	rims A	= 140	ATRICE A			1.25	1.5		8		Y	
		Sensor Stort Store	I _C = 2 mA, I _B = 0	I _F = 16 mA,	1155	0.25	0.4	+ 200		HD.					
VCE (sat)	Collector- Saturation		I _C = 2.2 mA, I _B = 0	I _F = 15 mA,					0.25	0.4				v	
		NOHES	I _C = 0.5 mA, I _B = 0	CLASSIAS CHAS	1 56	MIJUE	M ME	MA ZE	AAA Olejti	IMIO.	NEAR	0.25	0.4		
rio Valenta	Input-to-C Internal R		CONTRACTOR OF THE PARTY OF THE	kV for TIL111, kV for all others,	1011	net v	16-50	1011	et 25 JiT	aphili apati	1011	imix iii:0-	am is	Ω	
C _{io}	Input-to-C Capacitan		V _{in-out} = 0, See Note 6	f = 1 MHz,	KTI.	1	1.3	.417	1	1.3	loV s	1	1.3	pF	

NOTE 6: These parameters are measured between both input-diode leads shorted together and all the phototransistor leads shorted together.


switching characteristics at 25°C free-air temperature

PARAMETER Was 0.31		TER	TEST CONDITIONS		TIL111 TIL114			TIL116			TIL117		
					TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
tr	Rise Time	Phototransistor	$V_{CC} = 10 \text{ V}, I_{C(on)} = 2 \text{ mA},$		5	10	JA S	5	10	ERIO	5	10	
tf Dar or	Fall Time	Operation	R _L = 100 Ω , See Test Circuit A of Figure 1		5	10		5	10	ofste	5	10	μs
t _r	Rise Time	Photodiode	V _{CC} = 10 V, I _{C(on)} = 20 μA	, sales	1	211 (2)	nt en	1	m to t	8 (11)	1	97.08	1
tf	Fall Time	Operation	$R_L = 1 k\Omega$, See Test Circuit B of Figure 1	10/3/11	1	(B. Sirley	17, 1989	1	pur er	ormer ormer	1	-D - D	μs



PARAMETER MEASUREMENT INFORMATION

Adjust amplitude of input pulse for: $I_{C(on)} = 2$ mA (Test Circuit A) or $I_{C(on)} = 20$ μ A (Test Circuit B)



- NOTES: a. The input waveform is supplied by a generator with the following characteristics: $Z_{OUT} = 50 \Omega$, $t_r \le 15 \text{ ns, duty cycle} \approx 1\%$, $t_W = 100 \,\mu\text{s}$.
 - b. The output waveform is monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF.


FIGURE 1-SWITCHING TIMES

TYPICAL CHARACTERISTICS


COLLECTOR CURRENT VS INPUT-DIODE FORWARD CURRENT 100 VCE = 0.4 V 40 $I_B = 0$ $T_A = 25^{\circ}C$ 10 C-Collector Current-mA 4 1 0.4 0.1 0.04 0.01 0.1 0.4 10 40 100 IF-Forward Current-mA

FIGURE 2

TIL111, TIL114





TEXAS INSTRUMENTS
POST OFFICE BOX 655303 - DALLAS, TEXAS 75265




COLLECTOR CURRENT

COLLECTOR-EMITTER VOLTAGE






TIL117
COLLECTOR CURRENT
vs
COLLECTOR-EMITTER VOLTAGE



RELATIVE ON-STATE COLLECTOR CURRENT

FREE-AIR TEMPERATURE




NOTES: 7. Pulse operation of input diode is required for operation beyond limits shown by dotted lines.

8. These parameters were measured using pulse techniques, $t_W = 1$ ms, duty cycle $\leq 2\%$.





Optocouplers (Isolators)

TYPICAL CHARACTERISTICS



NORMALIZED TRANSISTOR STATIC FORWARD CURRENT TRANSFER RATIO





COLLECTOR CURRENT vs







FIGURE 11


NOTE 7: These parameters were measured using pulse techniques, $t_{\rm W}$ = 1 ms, duty cycle \leq 2%












3-142

Optocouplers (Isolators)

- Gallium Arsenide Diode Infrared Source Optically Coupled to a Silicon N-P-N Darlington-Connected Phototransistor
- High Direct-Current Transfer Ratio . . . 300% Minimum at 10 mA
- High-Voltage Electrical Isolation . . . 1500-Volt Rating
- Plastic Dual-In-Line Package
- Base Lead Provided on TIL113 for Conventional Transistor Biasing
- No Base Lead Connection on TIL119A for High-EMI Environments
- Typical Applications Include Remote Terminal Isolation, SCR and Triac Triggers, Mechanical Relays, and Pulse Transformers

mechanical data

The package consists of a gallium arsenide infrared-emitting diode and an n-p-n silicon darlington-connected phototransistor mounted on a 6-lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high-humidity conditions. Unit weight is approximately 0.52 grams.



absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Input-to-Output Voltage	
Collector-Base Voltage (TIL113)	0 V
	0 V
	7 V
Emitter-Base Voltage (TIL113)	7 V
Input-Diode Reverse Voltage	3 V
Input-Diode Continuous Forward Current at (or below) 25°C Free-Air Temperature (See Note 2) 100	mA
Continuous Power Dissipation at (or below) 25°C Free-Air Temperature:	
Infrared-Emitting Diode (See Note 3)	mW
Phototransistor (See Note 4)	mW
Total (Infrared-Emitting Diode plus Phototransistor, See Note 5)	mW
Storage Temperature Range	
	n°C

- NOTES: 1. This value applies when the base-emitter diode is open-circuited.
 - 2. Derate linearly to 100° C free-air temperature at the rate of 1.33 mA/ $^{\circ}$ C
 - 3. Derate linearly to 100°C free-air temperature at the rate of 2 mW/°C.
 - 4. Derate linearly to 100° C free-air temperature at the rate of 2 mW/° C.
 - 5. Derate linearly to 100° C free-air temperature at the rate of 3.33 mW/° C.

TEXAS INSTRUMENTS

electrical characteristics at 25°C free-air temperature

	ADAMETED.	TEO.	Sale Kr. II	TIL113		T	UNIT				
,	PARAMETER	I ES	CONDITION	IS'	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V(BR)CBO	Collector-Base Breakdown Voltage	I _C = 10 μA,	IE = 0,	I _F = 0	30	HoV	High	100			V
V _(BR) CEO	Collector-Emitter Breakdown Voltage	I _C = 1 mA,	1 _B = 0,	I _F = 0	30	ic Du	Plast	30			V
V _{(BR)EBO}	Emitter-Base Breakdown Voltage	I _E = 10 μA,	I _C = 0,	1F = 0	7	I non	Mo P				V
V _{(BR)ECO}	Emitter-Collector Breakdown Voltage	I _E = 10 μA,	I _F = 0	shutent moi	roilge	A les	iqyT	7			V
1	On-State	VCE = 1 V,	I _B = 0,	I _F = 10 mA	30	100	SEPT.			a fall	mA
IC(on)	Collector Current	VCE = 1 V,	I _F = 10 mA					30	160	Innini	mA
IC(off)	Off-State Collector Current	V _{CE} = 10 V,	I _B = 0,	IF = 0	dense t	nuillag	100	pikoros	Bolosto	100	nA
hFE Middle	Transistor Static Forward Current Transfer Ratio	V _{CE} = 1 V,		I _F = 0				tistini Ithiox Tusri-de		tive ith	
VF	Input Diode Static Forward Voltage	I _F = 10 mA	азтои				1.5			1.5	V
Vost	Collector-Emitter	I _C = 125 mA,	I _B = 0,	I _F = 50 mA			1.2		M.S.		V
VCE(sat)	Saturation Voltage	Ic = 30 mA,	IF = 10 mA							1	1 0
rio	Input-to-Output Internal Resistance	V _{in-out} = ±1.5 kV	, See Note 6		1011			1011		-	Ω
Cio	Input-to-Output Capacitance	V _{in-out} = 0,	f = 1 MHz,	See Note 6	7.0	1	1.3		1	1.3	pF

NOTE 6: These parameters are measured between both input-diode leads shorted together and all the phototransistor leads shorted together. †Reference to the base are not applicable to TIL119A.

switching characteristics at 25°C free-air temperature

PARAMETER		TEST CONDITIONS	TL113	TIL119A	UNIT
TATAMETER	TEST CONDITIONS	MIN TYP N	MAX MIN TYP MA	CONT	
tr	Rise Time	V _{CC} = 15 V, I _{C(on)} = 125 mA,	300		
tf	Fall Time	$R_L = 100 \Omega$, See Figure 1	300	BMG RABNIE JUA	μs
t _r	Rise Time	$V_{CC} = 10 \text{ V}, \qquad I_{C(on)} = 2.5 \text{ mA},$		300	
tf	Fall Time	$R_L = 100 \Omega$, See Figure 1	118-150 17 17 17 18	300	μs

PARAMETER MEASUREMENT INFORMATION Adjust amplitude of input pulse for: 47 Ω $I_{C(on)} = 125 \text{ mA (TIL113)}$ -O INPUT $I_{C(on)} = 2.5 \text{ mA (TIL119A)}$ INPUT 0 tf 90% 90% Vcc O OUTPUT $R_L = 100 \Omega$ OUTPUT 10% TEST CIRCUIT **VOLTAGE WAVEFORMS**


NOTES: a. The input waveform is supplied by a generator with the following characteristics: $Z_{OUt} = 50 \Omega$, $t_r \le 15$ ns, duty cycle $\approx 1\%$, $t_W = 500 \mu s$.

b. The output waveform is monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF.

FIGURE 1-SWITCHING TIMES



TYPICAL CHARACTERISTICS





NOTE 7: Pulse operation of input diode is required for operation beyond limits shown by dotted line.

FIGURE 4



FIGURE 5






-75 -50 -25 0 25 50 75 100 125 TA-Free-Air Temperature-°C

TIL113 TRANSISTOR STATIC FORWARD CURRENT TRANSFER RATIO

COLLECTOR CURRENT



0

0.1

0.4

FIGURE 6

INPUT DIODE FORWARD




FIGURE 8

NOTE 8: This parameter was measured using pulse techniques. t_W = 1 ms, duty cycle \leq 2%.

NSTRUMENTS

3-146

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Optocouplers (Isolators)

0.2

IC-Collector Current-mA FIGURE 7

10

40 100

400 1000

Gallium Arsenide Diode Infrared Source Optically Coupled to a

High-Voltage Electrical Isolation . . . 3.53 kV

Plastic Dual-In-Line Package


High-Speed Switching: $t_r = 2 \mu s$, $t_f = 2 \mu s$ Typical

Choice of Three Current Transfer Ratios

No Base Lead Connection for High EMI Environment

mechanical data

The package consists of a gallium arsenide infrared-emitting diode and an n-p-n silicon phototransistor mounted on a 6-lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high-humidity conditions. Unit weight is approximately 0.52 grams.



3

Optocouplers (Isolators)

absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Input-to-output voltage	±3.535 kV peak or dc (±2.5 kV rms)
Collector-emitter voltage (see Note 1)	
Emitter-collector voltage	7 V
Input diode reverse voltage	3 V
Input diode continuous forward current at (or below)	
25 °C free-air temperature (see Note 2)	100 mA
Continuous power dissipation at (or below) 25°C free-air temp	erature:
Infrared-emitting diode (see Note 3)	150 mW
Phototransistor (see Note 3)	150 mW
Total, infrared-emitting diode plus phototransistor, (see Note	4) 250 mW
Storage temperature range	55°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 second	ds

- NOTES: 1. This value applies when the base-emitter diode is open circuited.
 - 2. Derate linearly to 100 °C free-air temperature at the rate of 1.33 mW/°C.
 - 3. Derate linearly to 100 °C free-air temperature at the rate of 2 mW/°C.
 - 4. Derate linearly to 100 °C free-air temperature at the rate of 3.33 mW/°C.

electrical characteristics at 25 °C free-air temperature

	PARA	METER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _(BR) CEO	Collector-e			$I_{C} = 1 \text{ mA}, \qquad I_{B} = 0, \qquad I_{F} = 0$	30			٧	
V _{(BR)ECO}	Emitter-col breakdown			$I_{E} = 10 \ \mu A$, $I_{F} = 0$	7			V	
	On-state	Photo-	TIL118-1	000	2				
IC(on)	collector	transistor	TIL118-2	$V_{CE} = 5 \text{ V}, \qquad I_F = 10 \text{ mA}, I_B = 0$	5			mA	
	current	operation	TIL118-3		10				
IC(off)	Off-state collector current	Phototrans operation	istor	V _{CE} = 5 V, I _F = 0, I _B = 0		1 10			
VF	Input diode		WAR THE	IF = 10 mA'		1.2	1.5	٧	
VCE(sat)	Collector-e saturation		trest 200,010	$I_C = 2 \text{ mA}, \qquad I_F = 10 \text{ mA}, I_B = 0$			0.4	V	
rio	Input-to-ou internal res		n maximizem n ed	V _{in-out} = ±500 V, See Note 5	1011			Ω	
C _{io}	Input-to-ou	Telling to the	300	V _{in-out} = 0, f = 1 MHz, See Note 5		1	2	pF	

NOTE 5: These parameters are measured between both input-diode leads shorted together and all the phototransistor leads shorted together.

switching characteristics at 25 °C free-air temperature


	PARA	METER	TEST CO	MIN	TYP	MAX	UNIT	
tr	Rise time	Phototransistor	V _{CC} = 10 V,	$I_{C(on)} = 2 \text{ mA},$		2	15	
tf	Fall time	operation	$R_L = 100 \Omega$,	See Figure 1	D FAHRU I	2	15	μS




3

Optocouplers (Isolators)

PARAMETER MEASUREMENT INFORMATION







- NOTES: A. The input waveform is supplied by a generator with the following characteristics: $Z_{Out} = 50 \ \Omega$, $t_r \le 15 \ ns$, duty cycle $\approx 1\%$, $t_W = 100 \ \mu s$.
 - B. The output waveform is monitored on an oscilloscope with the following characteristics: $t_{\Gamma} \le 12$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF.


FIGURE 1. SWITCHING TIMES

TYPICAL CHARACTERISTICS





NOTE 6: Pulse operation of input diode is required for operation beyond limits shown by dotted lines.




NOTE 7: These parameters were measured using techniques. $t_W = 1$ ms, duty cycle $\leq 2\%$.



GALLIUM ARSENIDE DIODE INFRARED SOURCE OPTICALLY COUPLED TO A HIGH-GAIN N-P-N SILICON PHOTOTRANSISTOR

- Photon Coupling for Isolator Applications
- High Overall Current Gain . . . 1.0 Typ (TIL 121)
- High-Gain, High-Voltage Transistor . . . V(BR)CEO = 35 V Min
- High-Voltage Electrical Isolation . . . 1-kV Rating
- Stable Over Wide Temperature Range

mechanical data



absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Input-to-Output Voltage	1 kV
Collector-Emitter Voltage	35 V
Emitter-Collector Voltage	7 V
Input Diode Reverse Voltage	
Input Diode Continuous Forward Current at (or below) 65°C Free-Air Temperature (See Note 1) 40	mA
Continuous Collector Current	mA
Continuous Transistor Power Dissipation at (or below) 25°C Free-Air Temperature (See Note 2) 190	mW
Operating Free-Air Temperature Range	5°C
Storage Temperature Range	o°C
Lead Temperature 1,6 mm (1/16 Inch) from Case for 10 Seconds	o°C
그 내는 그는 사람이 보니 사람들이 되었다. 이번 시간에 가장 하는 사람들이 되었다면 하는 것이 되었다면 하는데 사람들이 되었다면 하는데 하는데 하는데 그렇게 되었다면 그렇게 되었다면 하는데 그렇게 되었다면 그렇다면 하는데 그렇게 되었다면 그렇다면 하는데 그렇다면 그렇다면 그렇다면 그렇다면 그렇다면 그렇다면 그렇다면 그렇다면	

- NOTES: 1. Derate linearly to 125°C free-air temperature at the rate of 0.67 mA/°C.
 - 2. Derate linearly to 125°C free-air temperature at the rate of 1.9 mW/°C.

Texas Instruments

Copyright © 1983, Texas Instruments Incorporated

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

3-151

Optocouplers (Isolators)

electrical characteristics at 25°C free-air temperature (unless otherwise noted)

	TARAMSISTON OF THE PART OF THE	TEST COND	NITIONS	ADI	TIL120	AOT	Les louis	TIL121	lee LeLi	
	PARAMETER	TEST CONE	DITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNI
V(BR)CEO	Collector-Emitter Breakdown Voltage	I _C = 1 mA,	1F = 0	35	1000	100011	35		A	V
V(BR)ECO	Emitter-Collector Breakdown Voltage	I _E = 100 μA,	I _F = 0	7	Heney	O dell	7			V
I _R	Input Diode Static Reverse Current	V _R = 3 V		1	Carrier Land	100			100	μА
IC(on)	On-State Collector Current	V _{CE} = 5 V,	I _F = 10 mA	2.5	6		5	10		mA
	gazi	V _{CE} = 20 V,	1F = 0	CHECK !	6	100		6	100	nA
^I C(off)	Off-State Collector Current	V _{CE} = 20 V, T _A = 100°C	IF = 0,	ebili	4	oldso		4		μА
VF	Input Diode Static Forward Voltage	I _F = 10 mA				1.3			1.3	V
V	Callantas Fasitas Catalantias Valence	Ic = 2.5 mA,	I _F = 20 mA	1		0.3		Mis	b teal	V
VCE(sat)	Collector-Emitter Saturation Voltage	I _C = 10 mA,	I _F = 20 mA		Live I				0.3	V
rio	Input-to-Output Internal Resistance	V _{in-out} = ±1 kV,	See Note 3	1011	1012	rassiji	1011	1012		Ω
Cio	Input-to-Output Capacitance	V _{in-out} = 0, See Note 3	f = 1 MHz,		2.5			2.5		pF

NOTE 3: These parameters are measured between both input diode leads shorted together and both phototransistor leads shorted together.


switching characteristics at 25°C free-air temperature

PARAMETER		TEST C	ONDITIONS	130	TIL12	0		UNIT		
		TEST	TEST CONDITIONS				MIN	TYP	MAX	UNIT
tr	Rise Time	V _{CC} = 20 V,	Ic(on) = 5 mA		3	20	(20)	6	20	
tf	Fall Time	R _L = 100 Ω,	See Figure 1	1	3	20	1000	6	20	μs

3

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 · DALLAS, TEXAS 75265

PARAMETER MEASUREMENT INFORMATION



Adjust amplitude of input pulse for IC(on) = 5 mA

INPUT

OUTPUT

10%

VOLTAGE WAVEFORMS

NOTES: a. The input waveform is supplied by a generator with the following characteristics: $z_{out} = 50 \Omega$, $t_r \le 15 \text{ ns}$, duty cycle $\approx 1\%$, $t_W = 100 \mu \text{s}$.

b. Waveforms are monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF.

FIGURE 1-SWITCHING TIMES

TYPICAL CHARACTERISTICS







FIGURE 2

TIL121
COLLECTOR CURRENT
vs




NOTE 4: This parameter was measured using pulse techniques. $t_W = 100 \mu s$, duty cycle = 1%.




3





NORMALIZED ON-STATE COLLECTOR CURRENT vs
FREE-AIR TEMPERATURE




3

Optocouplers (Isolators)

FIGURE 4


PHOTOTRANSISTOR COLLECTOR CURRENT

FIGURE 5



IF—Input-Diode Forward Current—m
OFF-STATE COLLECTOR CURRENT FIGURE 6

TIL120
AVERAGE SWITCHING TIME
vs



FREE-AIR TEMPERATURE

10 000

V_{CE} = 20 V

1 1 000

I_F = 0

1 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 2 5 0 0 75 100 125

T_A-Free-Air Temperature-*C

FIGURE 7

NOTE 5: These parameters were measured in the test circuit of Figure 1 with R $_{L}$ varied between 40 Ω and 10 k Ω .




COMPATIBLE WITH STANDARD TTL INTEGRATED CIRCUITS

- Gallium Arsenide Diode Infrared Source Optically Coupled to a Silicon N-P-N Phototransistor
- High Direct-Current Transfer Ratio
- High-Voltage Electrical Isolation . . . 5000-V Rating
- Plastic Dual-In-Line Package
- High-Speed Switching: $t_r = 2 \mu s$, $t_f = 2 \mu s$ Typical
- Typical Applications Include Remote Terminal Isolation, SCR and Triac Triggers, Mechanical Relays, and Pulse Transformers

mechanical data

The package consists of a gallium arsenide infrared-emitting diode and an n-p-n silicon phototransistor mounted on a 6-lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high-humidity conditions. Unit weight is approximately 0.52 grams.



absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Input-to-Output Voltage
Collector-Base Voltage
Collector-Emitter Voltage (See Note 1)
Emitter-Collector Voltage
Emitter-Base Voltage
Input-Diode Reverse Voltage
Input-Diode Continuous Forward Current
Continuous Power Dissipation at (or below) 25°C Free-Air Temperature:
Infrared-Emitting Diode (See Note 2)
Phototransistor (See Note 3)
Total, Infrared-Emitting Diode plus Phototransistor (See Note 4)
Storage Temperature Range
Lead Temperature 1,6 mm (1/16 inch) from Case for 10 Seconds

- NOTES: 1. This value applies when the base-emitter diode is open-circuited.
 - 2. Derate linearly to 100°C free-air temperature at the rate of 2 mW/°C.
 - 3. Derate linearly to 100° C free-air temperature at the rate of 2 mW/° C.
 - 4. Derate linearly to 100°C free-air temperature at the rate of 3.33 mW/°C.

Copyright © 1983, Texas Instruments Incorporated



electrical characteristics at 25° C free-air temperature

	PARAMETER TEST CONDITIONS		TEST CO	NIDITIONS		TIL 12	4		TIL 12	5		5	UNIT	
	PARAME	Ly Coupies	TEST CO	NDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V(BR)CBO	Collector	-Base vn Voltage	$I_C = 10 \mu\text{A},$ $I_F = 0$	I _E = 0,	70	Me le	el acc	70	ed iH		70			٧
V(BR)CEO	Collector	Emitter vn Voltage	I _C = 1 mA, I _F = 0	I _B = 0,	30	oelB	epast	30	iH	•	30			V
V(BR)EBO	Emitter-B Breakdov	ase vn Voltage	I _E = 10 μA, I _F = 0	IC = 0,	7	nu-n larbe	F fras	7	814 9H		7			V
I _R	Input Did Reverse C		V _R = 3 V	lude Remo	ort are	villeo ult o	10	imie Se se	Tyr con	10			10	μА
Los	On-State	Phototransistor Operation	V _{CE} = 10 V, I _B = 0	I _F = 10 mA,	1	3		2	5		5	9	enine	mA
C(on)	Collector	Photodiode Operation	V _{CB} = 10 V, I _E = 0	I _F = 10 mA,	5	20	anide steen	5	20	to an	5	20	og arfil basis	μА
bimun-dgi	Off-State Collector	Phototransistor Operation	V _{CE} = 10 V, I _B = 0	I _F = 0	emental Artic	1	50	ns no	1	50	rettion brite to	91U21	50	nA
IC(off)	Current	Photodiode Operation	V _{CB} = 10 V, I _E = 0	IF = 0,		0.1	20	al Mi	0.1	20		0.1	20	nA.
hFE	Transistor Forward Transfer	Current	V _{CE} = 5 V, I _F = 0	I _C = 10 mA,	50	100	60	100	200		100	550	3	
VF	Input Dio		I _F = 10 mA	on Leaders of		1.2	1.4	6	1.2	1.4		1.2	1.4	V
VCE(sat)	Collector- Saturation		I _C = 1 mA, I _B = 0	I _F = 10 mA,	1346-1917 1270-1	0.25	0.4		0.25	0.4		0.25	0.4	V
rio	Input-to-C Internal F		V _{in-out} = 500 See Note 5	V, and A	1011	MED IN		1011		I USA	1011	miralin -	N.	Ω
C _{io}	Input-to-Capacitan		V _{in-out} = 0, See Note 5	f = 1 MHz,		1	1.3	-	1	1.3		1	1.3	pF

NOTE 5: These parameters are measured between both input-diode leads shorted together and all the phototransistor leads shorted together.


switching characteristics at 25°C free-air temperature

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
tr	Rise Time	Phototransistor	$V_{CC} = 10 \text{ V}, I_{C(on)} = 2 \text{ mA,RL} = 100 \Omega,$	NY WIND	5	10	
tf	Fall Time	Operation	See Test Circuit A of Figure 1	TO THE PERSON NAMED IN	5	10	μs
tr	Rise Time	Photodiode	$V_{CC} = 10 \text{ V}, I_{C(on)} = 20 \mu\text{A}, R_L = 1 \text{k}\Omega,$		1	The same	
t _f Fall Time		Operation	See Test Circuit B of Figure 1	1002311	1	THU	μs



PARAMETER MEASUREMENT INFORMATION

Adjust amplitude of input pulse for: $I_{C(on)} = 2$ mA (Test Circuit A) or $I_{C(on)} = 20$ μ A (Test Circuit B)



- NOTES: a. The input waveform is supplied by a generator with the following characteristics: $Z_{OUt} = 50 \Omega$, $t_r \le 15$ ns, duty cycle $\approx 1\%$, $t_W = 100 \mu s$.
 - b. The output waveform is monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF.

FIGURE 1-SWITCHING TIMES

TYPICAL CHARACTERISTICS

COLLECTOR CURRENT




FIGURE 2






COLLECTOR-EMITTER VOLTAGE




TIL125

COLLECTOR-EMITTER VOLTAGE



VCE-Collector-Emitter Voltage-V

FIGURE 3



VCE--Collector-Emitter Voltage-V FIGURE 4

TIL126 COLLECTOR CURRENT

VS COLLECTOR-EMITTER VOLTAGE


1B = 0

 $T_A = 25^{\circ}C$

See Note 6

40 mA







10 mA

NOTES: 6. Pulse operation of input diode is required for operation beyond limits shown by dotted lines. 7. These parameters were measured using pulse techniques. t_w = 1 ms, duty cycle ≤ 2%.

DISSIPATION



-Collector Current-mA

MAXIM

60

50

40

30

20

10

0

IC-Collector Current-mA

TYPICAL CHARACTERISTICS





FIGURE 7



NORMALIZED TRANSISTOR STATIC FORWARD

INPUT DIODE FORWARD




FIGURE 9





FIGURE 10


NOTE 7: These parameters were measured using pulse techniques. t_w = 1 ms, duty cycle ≤ 2%.



EVERTAL CHARACTERISTICS







 ϵ some problem at training problem controllerance, $\epsilon_{00}=1$ and where $\epsilon_{00}=0$

STATE SAXE

3-16


Optocouplers (Isolators)

3-160

- Gallium Arsenide Diode Infrared Source Optically Coupled to a Silicon N-P-N Darlington-Connected Phototransistor
- High Direct-Current Transfer Ratio . . . 300% Minimum at 10 mA
- High-Voltage Electrical Isolation . . . 5000-Volt Rating
- Plastic Dual-In-Line Package
- Typical Applications Include Remote Terminal Isolation, SCR and Triac Triggers, Mechanical Relays, and Pulse Transformers
- No Base Connection on TIL128A for Environments with High Electromagnetic Interference

mechanical data

The package consists of a gallium arsenide infrared-emitting diode and an n-p-n silicon phototransistor mounted on a 6-lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation, and device performance characteristics remain stable when operated in high-humidity conditions. Unit weight is approximately 0.52 grams.



absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Input-to-Output Voltage													-	110		±5 kV
Collector-Base Voltage (TIL127)																. 30 V
Collector-Emitter Voltage (See Note 1)				11.		140										. 30 V
Emitter-Collector Voltage																
Emitter-Base Voltage (TIL127)																
Input-Diode Reverse Voltage																
Input-Diode Continuous Forward Current																
Continuous Power Dissipation at (or below) 25°C	F	ree-/	Air	Tem	per	atu	re:									
Infrared-Emitting Diode (See Note 2) .										1						150 mW
Phototransistor (See Note 3)																
Total (Infrared-Emitting Diode plus Pho-																
Storage Temperature Range															-	
Lead Temperature 1,6 mm (1/16 Inch) from Case	fo	or 10	Se	con	ds					2191	9.					260°C

- NOTES: 1. This value applies when the base-emitter diode is open-circuited.
 - 2. Derate linearly to 100°C free-air temperature at the rate of 2 mW/°C.
 - 3. Derate linearly to 100° C free-air temperature at the rate of 2 mW/ $^{\circ}$ C.
 - 4. Derate linearly to 100°C free-air temperature at the rate of 3.33 mW/°C.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



electrical characteristics at 25°C free-air temperature


200	DAMETED.	TECT	11810	TIL12	7	mua-	UNIT				
PAF	RAMETER	TEST	CONDITIONS	enne in	MIN	TYP	MAX	MIN	TYP	MAX	OIVII
V(BR)CBO	Collector-Base Breakdown Voltage	I _C = 10 μA,	I _E = 0,	I _F = 0	30	lost	intries!	tS aga	aleV-	High	V
V(BR)CEO	Collector-Emitter Breakdown Voltage	I _C = 1 mA,	I _B = 0,	I _F = 0	30	egn (k) hador	ina Pa ioscale	30	ud on	avT	٧
V(BR)EBO	Emitter-Base Breakdown Voltage	I _E = 10 μA,	I _C = 0,	IF = 0	7	du9 l	ys, end	sia# l	solnar	lasiVi	٧
V(BR)ECO	Emitter-Collector Breakdown Voltage	I _E = 10 μA,	IF = 0	economic rev	AND DE T		11111	7	-		٧
IR	Input Diode Static Reverse Current	V _R = 3 V					10		1016	10	μА
lor la	On-State	V _{CE} = 1 V,	I _B = 0,	I _F = 10 mA	30	100	Man a t	e staten	on one	stand or	mA
IC(on)	Collector Current	V _{CE} = I V,	IF = 10 mA	sono ethinin	double its	a injet	sau fins	30	160	el pesi	a
C(off)	Off-State Collector Current	V _{CE} = 10 V,	I _B = 0,	IF = 0	ireto be	ion, an	100	on its	ive sou	100	nA
hFE	Transistor Static Forward Current Transfer Ratio	V _{CE} = 1 V,	I _C 10 mA,	I _F = 0	1	5 000	2:				
VF	Input Diode Static Forward Voltage	I _F = 10 mA	True popilis		ă.		1.5			1.5	٧
Va=1 1	Collector-Emitter	I _C 125 mA,	I _B = 0,	I _F = 50 mA		1	1.2		A1 (00.0)	Mar January	V
VCE(sat)	Saturation Voltage	I _C = 30 mA,	I _F = 10 mA		W B		To the		100.0	1	V
rio	Input-to-Output Internal Resistance	V _{in-out} = 500 V,	See Note 5	CONTRACTOR OF THE PARTY OF THE	1011		1272,0145 2017 4 12	10 ¹¹	BERT		Ω
C _{io}	Input-to-Output Capacitance	V _{in-out} = 0,	f = 1 MHz,	See Note 5	П	1	1.3		1	1,3	pF

NOTE 5: These parameters are measured between both input-diode leads shorted together and all the phototransistor leads shorted together. †References to the base are not applicable to the TIL128A.

switching characteristics at 25°C free-air temperature

PARAMETER		TES		TIL127			UNIT			
	TANAMETER	THE YES	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
tr	Rise Time	V _{CC} = 15 V,	IC(on) = 125 mA,		300				-	
tf	Fall Time	$R_L = 100 \Omega$,	See Figure 1	mid dischar	300	IF to a	notiton	peril men	Sugari 8	μs
tr	Rise Time	V _{CC} = 10 V,	Ic(on) = 2.5 mA,					300		
tf	Fall Time	$R_L = 100 \Omega$,	See Figure 1	1		1 112	hanna.	300	0.01/10	μs

PARAMETER MEASUREMENT INFORMATION




- NOTES: a. The input waveform is supplied by a generator with the following characteristics: Z_{OUT} = 50 Ω , $t_r \le$ 15 ns, duty cycle \approx 1%, t_W = 500 μ s,
 - b. The output waveform is monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF.

FIGURE 1-SWITCHING TIMES




1B = 0

TYPICAL CHARACTERISTICS



COLLECTOR CURRENT OFF-STATE COLLECTOR CURRENT INPUT-DIODE FORWARD CURRENT FREE-AIR TEMPERATURE 1000



NOTE 6: Pulse operation of input diode is required for operation beyond limits shown by dotted line.


FIGURE 4



FIGURE 5

TIL127
TRANSISTOR STATIC FORWARD
CURRENT TRANSFER RATIO
vs

COLLECTOR CURRENT



3

Optocouplers (Isolators)


IGURE 6

-75 -50 -25 0 25 50 75 100 125

TA-Free-Air Temperature-°C

FIGURE 7

INPUT DIODE FORWARD
CONDUCTION CHARACTERISTICS



VF-Forward Voltage-V
FIGURE 8

NOTE 7: This parameter was measured using pulse techniques. t_W = 1 ms, duty cycle \leq 2%.




UL LISTED - FILE # E65085

- GaAs-Diode Infrared Source Optically Coupled to a Silicon N-P-N Phototransistor
- Direct-Current Transfer Ratio . . . 10% to 50%
- Plug-In Replacements for TIL111 Series
- High-Voltage Electrical Isolation . . . 2500 V RMS (3535 V Peak)

mechanical data

The package consists of a gallium arsenide infrared-emitting diode and an n-p-n silicon phototransistor mounted on a 6-lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high-humidity conditions. Unit weight is approximately 0.52 grams.



absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Input-to-Output RMS Voltage (See Note 1)
Collector-Emitter Voltage (See Note 2)
Emitter-Collector Voltage
Emitter-Base Voltage
Input-Diode Reverse Voltage
Input-Diode Continuous Forward Current at (or below) 25°C Free-Air Temperature (See Note 3) 100 mA
Continuous Phototransistor Power Dissipation at (or below) 25°C Free-Air Temperature (See Note 4) 150 mW
Storage Temperature Range
Lead Temperature 1,6 mm (1/16 inch) from Case for 10 Seconds $\dots \dots \dots$

- NOTES: 1. This rating applies for sine-wave operation at 50 or 60 Hz. Service capability is verified by testing in accordance with UL requirements,
 - 2. This value applies when the base-emitter diode is open-circuited.
 - 3. Derate linearly to 100°C free-air temperature at the rate of 1.33 mA/°C.
 - 4. Derate linearly to 100°C free-air temperature at the rate of 2 mW/°C.

electrical characteristics at 25°C free-air temperature

	D. D. A. A.	750	TEST COM	IDITIONS		TIL15	53	aut.	TIL 15	4	1	TIL15	5	UNIT
	PARAME	IEK	TEST CON	DITIONS	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNI
V _(BR) CBO	Collector- Breakdow		I _C = 10 μA, I _F = 0	I _E = 0,	70	1817	30197	70	ogniC	0	70			V
V(BR)CEO	Collector- Breakdow		I _C = 1 mA, I _F = 0	I _B = 0,	30	no me	apstq	30	-gule	9	30			V
V(BR)EBO	Emitter-B Breakdow		I _E = 10 μA, I _F = 0	1 _C = 0,	7	ub salet	1 926	7	rigir		7	Chink)	lesim	V
I _R	Input Dio Reverse C		V _R = 3 V	sorb gentries	beaute	i shi	10	risile	n a le	10	noo s	gsVs	10	μА
inetalos bri Obinerino	On-State	Phototransistor Operation	V _{CE} = 10 V, I _B = 0	I _F = 10 mA,	1	3	la na b bnu	2	5	inequ la an	5	9	bank Repris	mA
IC(on)	Collector	Photodiode Operation	V _{CB} = 10 V, I _E = 0	I _F = 10 mA,	Ze pro S	10	datism	3.63 H3	10	rigi ata	JIBL	10	2 // 250	μА
lat m	Off-State Collector	Phototransistor Operation	V _{CE} = 10 V, I _B = 0	IF = 0,		1	50		1	50		1	50	3.8
C(off)	Current	Photodiode Operation	V _{CB} = 10 V, I _E = 0	IF = 0,		0.1	20	200 3.30 ls 240 3	0.1	20	NT 1000	0.1	20	nA
hFE		Static Forward ransfer Ratio	V _{CE} = 5 V, I _F = 0	I _C = 10 mA,	50	100	16	100	200		100	550		4
VF	Input Dio		I _F = 10 mA		WERE .	1.2	1.4		1.2	1.4		1.2	1.4	٧
V _{CE(sat)}	Collector- Saturation		I _C = 1 mA, I _B = 0		(MC 35 (A))	0.25	0.4		0.25	0.4		0.25	0.4	V
r10	Input-to-C Internal R	and an other transfers of the second state of	V _{in-out} = 500 V, See Note 5	80 a	1011			1011		N MASA	1011	-		Ω
C _{io}	Input-to-C		V _{in-out} = 0, See Note 5	f = 1 MHz,	ON SE	1	1.3	ALLES ALLES	1	1.3		1	1.3	pF


NOTE 5: These parameters are measured between both input diode leads shorted together and all the phototransistor leads shorted together.

switching characteristics at 25°C free-air temperature

	PARA	METER		TEST CONI	DITIONS	sich anatio	MIN TYP	MAX	UNIT
tr	Rise Time	Phototransistor	V _{CC} = 10 V,	$I_{C(on)} = 2 \text{ mA},$	$R_L = 100 \Omega$,	emulo'	5	10	
tf	Fall Time	Operation	See Test Circuit	A of Figure 1			5	10	μs
tr	Rise Time	Photodiode	V _{CC} = 10 V,	$I_{C(on)} = 20 \mu A$	$R_L = 1 k\Omega$,	ensulo V s	never it 1	C-real	
tf	Fall Time	Operation	See Test Circuit	The second contract of			Time Commit	Cl-mai	μs

PARAMETER MEASUREMENT INFORMATION

Adjust amplitude of input pulse for: IC(on) = 2 mA (Test Circuit A) or IC(on) = 20 μA (Test Circuit B)




- NOTES: a. The input waveform is supplied by a generator with the following characteristics: $Z_{out} = 50 \Omega$, $t_r \le 15 \text{ ns}$, duty cycle $\approx 1\%$,
 - b. The output waveform is monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF.

FIGURE 1-SWITCHING TIMES

TYPICAL CHARACTERISTICS

COLLECTOR CURRENT








FIGURE 2





COLLECTOR-EMITTER VOLTAGE






COLLECTOR CURRENT VS COLLECTOR-EMITTER VOLTAGE 60








NOTES: 6. Pulse operation of input diode is required for operation beyond limits shown by dotted lines. 7. These parameters were measured using pulse techniques. $t_W = 1$ ms, duty cycle $\leq 2\%$.


> INSTRUMENTS POST OFFICE BOX 655303 - DALLAS, TEXAS 75265

Optocouplers (Isolators)


TYPICAL CHARACTERISTICS



NORMALIZED TRANSISTOR STATIC FORWARD CURRENT TRANSFER RATIO vs



INPUT DIODE FORWARD CONDUCTION CHARACTERISTICS



COLLECTOR CURRENT





FIGURE 10


NOTE 6: These parameters were measured using pulse techniques. t_W = 1 ms, duty cycle \leq 2%


FIGURE 9















3-170

Optocouplers (Isolators)

- High Direct-Current Transfer Ratio . . . 300% Minimum at 10 mA
- Plug-In Replacement for TIL113 and TIL119A
- High-Voltage Electrical Isolation . . . 2500 V RMS (3535 V Peak)
- No Base Connection on TIL157A for Environments with High Electromagnetic Interference

mechanical data

The package consists of a gallium arsenide infrared-emitting diode and an n-p-n silicon darlington-connected phototransistor mounted on a 6-lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high humidity conditions, Unit weight is approximately 0.52 grams.



absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Input-to-Output RMS Voltage (See Note 1))	e et et tet e	All	2500 V
Collector-Base Voltage (TIL156)				30 V
Collector-Emitter Voltage (See Note 2)	MARINER TO THE	RASH RECEMAN		30 V
Emitter-Collector Voltage				7 V
Emitter-Base Voltage (TIL156)				7 V
Input-Diode Reverse Voltage				3 V
Input-Diode Continuous Forward Current a	at (or below) 25°C F	ree-Air Temperature	(See Note 3)	100 mA
Continuous Phototransistor Power Dissipat	tion at (or below) 25	5°C Free-Air Temperat	ure (See Note 4)	150 mW
Storage Temperature Range			– 55°C	to 150°C
Lead Temperature 1,6 mm (1/16 inch) from	m Case for 10 Secon	ds		. 260°C

- NOTES: 1. This rating applies for sine-wave operation at 50 or 60 Hz. Service capability is verified by testing in accordance with UL requirements.
 - 2. This value applies when the base-emitter diode is open-circuited.
 - 3. Derate linearly to 100°C free-air temperature at the rate of 1.33 mA/°C.
 - 4. Derate linearly to 100°C free-air temperature at the rate of 2 mW/°C.

TEXAS INSTRUMENTS

Optocouplers (Isolators)

electrical characteristics at 25°C free-air temperature


	delucation	CONDITIONS	Hall Ju		TIL15	6		TIL157/	1	UNIT	
AMETER	IESI	CONDITIONS		MIN	TYP	MAX	MIN	TYP	MAX	ONT	
Collector-Base Breakdown Voltage	I _C = 10 μA,	IE = 0,	IF = 0	30	Lube oD-m	IG-aA stenille	20 e			V	
Collector-Emitter Breakdown Voltage	I _C = 1 mA,	I _B = 0,	IF = 0	30	O-res	nici de	30			٧	
Emitter-Base Breakdown Voltage	I _E = 10 μA,	I _C = 0,	IF = 0	7			PY W			V	
Emitter-Collector Breakdown Voltage	I _E = 10 μA,	1 _F = 0	at art ing in	nitrae	Gon	Bate	M 2			٧	
Input Diode Static Reverse Current	V _R = 3 V		ecteration	thal salt	(BAHE) II	10	la .	- 61	10	μА	
On-State	V _{CE} = 1 V,	1 _B = 0,	I _F = 10 mA	30	100					mA	
Collector Current	V _{CE} = 1 V,	I _F = 10 mA			100		30	160		1 111/2	
Off-State Collector Current	V _{CE} = 10 V,	I _B = 0,	IF = 0	Date	(eqrits	100	flor br	u techniy	100	nA	
Transistor Static							1 1 1 1 1 1 1 1	# 1 - W. L. 20			
Forward Current Transfer Ratio	V _{CE} = 1 V,	$I_C = 10 \text{ mA},$	1F = 0	1	5 000						
Input Diode Static Forward Voltage	I _F = 10 mA	Tiny era streat 19.71 notileba		06		1.5			1.5	٧	
Collector-Emitter	I _C = 125 mA,	I _B = 0,	I _F = 50 mA	THE ST	Jan 198	1.2				V	
Saturation Voltage	Ic = 30 mA,	IF = 10 mA	6 E la					12 816	1	V	
Input-to-Output Internal Resistance	V _{in-out} = 500 V,	See Note 5		1011		11.1013	1011			Ω	
Input-to-Output Capacitance	V _{in-out} = 0,	f = 1 MHz,	See Note 5		1	1.3		1	1.3	pF	
	Breakdown Voltage Collector-Emitter Breakdown Voltage Emitter-Base Breakdown Voltage Emitter-Collector Breakdown Voltage Input Diode Static Reverse Current On-State Collector Current Off-State Collector Current Transistor Static Forward Current Transfer Ratio Input Diode Static Forward Voltage Collector-Emitter Saturation Voltage Input-to-Output Internal Resistance Input-to-Output	Collector-Base Breakdown Voltage Collector-Emitter Breakdown Voltage Emitter-Base Breakdown Voltage Emitter-Collector Breakdown Voltage Emitter-Collector Breakdown Voltage IE = 10 μA, IE = 10 μ	Collector-Base Breakdown Voltage Collector-Emitter Breakdown Voltage Emitter-Base Breakdown Voltage Emitter-Collector Breakdown Voltage Emitter-Collector Breakdown Voltage IE = $10 \mu A$, IC = 0 , $I_E = 10 \mu A$, IF = 0	Collector-Base Breakdown Voltage IC = $10~\mu A$, IE = 0 , IF = 0 Collector-Emitter Breakdown Voltage IC = $1~mA$, IB = 0 , IF = 0 Emitter-Base Breakdown Voltage IE = $10~\mu A$, IC = 0 , IF = 0 Emitter-Collector Breakdown Voltage IE = $10~\mu A$, IF = 0 IF	Collector-Base Breakdown Voltage IC = $10 \mu A$, IE = 0 , IF = 0 30 Collector-Emitter Breakdown Voltage IC = $1 mA$, IB = 0 , IF = 0 30 Emitter-Base Breakdown Voltage IE = $10 \mu A$, IC = 0 , IF = 0 7 Emitter-Collector Breakdown Voltage IE = $10 \mu A$, IF = 0 Freekdown Voltage IE = $10 \mu A$, IF = 0 Freekdown Voltage IE = $10 \mu A$, IF = 0 Freekdown Voltage IE = $10 \mu A$, IF = 0 Freekdown Voltage IE = $10 \mu A$, IF = 0 Freekdown Voltage IE = $10 \mu A$, IF = 0 Freekdown Voltage VCE = $1 V$, IB = 0 , IF = $10 mA$ 30 Collector Current VCE = $1 V$, IF = $10 mA$ Freekdown Voltage IF = $10 mA$ IF = 0 Transistor Static Forward Current VCE = $1 V$, IC = $10 mA$, IF = 0 Transfer Ratio Input Diode Static Forward Voltage Collector-Emitter Saturation Voltage IC = $10 mA$, IF = $10 mA$ IF = $10 mA$ IC = $10 mA$, IF = $10 mA$ IC =	Collector-Base Freakdown Voltage I_C = 10 μA,	Collector-Base Breakdown Voltage Collector-Emitter Breakdown Voltage Emitter-Base Breakdown Voltage Emitter-Collector Breakdown Voltage Emitter-Collector Breakdown Voltage Emitter-Collector Breakdown Voltage Emitter-Collector Breakdown Voltage IE = 10 μ A, IC = 0, IF = 0 To To To To To To To To To T	Collector-Base Freakdown Voltage IC = 10 μA,	TEST CONDITIONS MIN TYP MAX MIN TYP COLOR MIN TYP MAX MIN TYP	TEST CONDITIONS MIN TYP MAX MIN TYP MAX MIN TYP MIN TYP MAX MIN T	

Note 5: These parameters are measured between both input-diode leads shorted together and all the phototransistor leads shorted together. †References to the base are not applicable to the TIL157A.

switching characteristics at 25°C free-air temperature

	PARAMETER	TEC	TEST CONDITIONS†		TIL156			TIL157A			
	PARAMETER	IES			TYP	MAX	MIN	TYP	MAX	UNIT	
tr	Rise Time	V _{CC} = 15 V,	IC(on) = 125 mA,	1 1 1 1 2 1 1 2 1	300	Statistics.	0.000	50.1.14			
tf	Fall Time	$R_L = 100 \Omega$,	See Figure 1		300					μs	
tr	Rise Time	V _{CC} = 10 V,	IC(on) = 2.5 mA,	HBT HB-SK	11-12	QZ 28 1	BLAFAR.	300	118809	II GION	
tf	Fall Time	R _L = 100 Ω,	See Figure 1	L sto	See M	seastic	W Back	300	Dozz	μs	

PARAMETER MEASUREMENT INFORMATION




- NOTES: a. The input waveform is supplied by a generator with the following characteristics: $Z_{OUt} = 50 \Omega$, $t_r \le 15$ ns, duty cycle $\approx 1\%$, $t_{tot} = 500 \mu s$.
 - b. The output waveform is monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF

FIGURE 1-SWITCHING TIMES



TYPICAL CHARACTERISTICS



COLLECTOR-EMITTER VOLTAGE 200 180 160 IF = 30 mA IC-Collector Current-mA 140 IF = 40 mA 120 IF = 50 mA 100 80 60 40 1B = 0 $T_A = 25^{\circ}C$ 20 See Note 6 0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.6 1.8 2


VCE-Collector-Emitter Voltage-V


FIGURE 3

COLLECTOR CURRENT

FIGURE 2

COLLECTOR CURRENT








FIGURE 4


FIGURE 5

NOTE 6: Pulse operation of input diode is required for operation beyond limits shown by dotted line.



RELATIVE COLLECTOR-EMITTER SATURATION VOLTAGE

vs FREE-AIR TEMPERATURE



TIL 156
TRANSISTOR STATIC FORWARD
CURRENT TRANSFER RATIO

vs COLLECTOR CURRENT





FIGURE 6

FIGURE :





VF-Forward Voltage-V

FIGURE 8


NOTE 7: This parameter was measured using pulse techniques. $t_W = 1$ ms, duty cycle $\leq 2\%$.



- High Direct-Current Transfer Ratio
- High-Voltage Electrical Isolation . . . 2.5 kV rms (3.535 kV peak)
- Plastic Dual-In-Line Package
- High-Speed Switching: t_r = 2 μs Typ, t_f = 2 μs Typ
- UL Recognized File #E65085
- Primarily Used with Telephone Ring Detector TCM1520A and Tone Drivers TCM1501B, TCM1506B, TCM1512B, TCM1531, TCM1532, TCM1536, and TCM1539

mechanical data

The package consists of a gallium arsenide infrared-emitting diode and an n-p-n silicon phototransistor mounted on a 6-pin lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high-humidity conditions. Unit weight is approximately 0.52 grams.



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1985, Texas Instruments Incorporated

Optocouplers (Isolators)

absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Input-to-output voltage
Collector-base voltage
Collector-emitter voltage (see Note 1)
Emitter-collector voltage
Emitter-base voltage
Input-diode reverse voltage
Input-diode continuous forward current at (or below) 25 °C free-air temperature
(see Note 2)
Continuous power dissipation at (or below) 25 °C free-air temperature
Infrared-emitting diode (see Note 3)
Phototransistor (see Note 4)
Total, infrared-emitting diode plus phototransistor (see Note 5)
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

- NOTES: 1. This value applies when the base-emitter diode is open-circuited.
- 2. Derate linearly to 100 °C free-air temperature at the rate of 1.33 mA/°C.
 - Defate linearly to 100 °C free-air temperature at the rate of 2 mW/°C.
 - 4. Derate linearly to 100 °C free-air temperature at the rate of 2 mW/ °C.
- 5. Derate linearly to 100 °C free-air temperature at the rate of 3.33 mW/ °C.

electrical characteristics at 25 °C free-air temperature

	PAR	AMETER	TEST C	ONDITIONS		MIN	TYP	MAX	UNIT
V _(BR) CBO	Collector-b	ase breakdown voltage	$I_C = 10 \mu A$,	I _E = 0,	IF = 0	70			V
V(BR)CEO	Collector-e	mitter breakdown voltage	$I_C = 1 \text{ mA},$	$I_B = 0$,	IF = 0	30			V
V(BR)EBO	Emitter-bas	se breakdown voltage	$l_E = 10 \mu A$,	I _C = 0,	IF = 0	7			V
I _R	Input diode	e static reverse current	$V_R = 3 V$	O KRUDO		1 2		10	μΑ
	0	Phototransistor	V _{CE} = 0.4 V,	$I_F = 0.8 \text{ mA},$	I _B = 0	100			μΑ
	On-state	operation	V _{CE} = 0.4 V,	$I_F = 10 \text{ mA},$	I _B = 0	5	No.	3	mA
IC(on)	collector	Photodiode operation	V _{CB} = 0.4 V,	I _F = 16 mA,	I _E = 0	7	20		μА
	Off-state	Phototransistor operation	V _{CE} = 10 V,	IF = 0,	I _B = 0		1	50	
IC(off)	collector	Photodiode operation	V _{CB} = 10 V,	IF = 0,	I _E = 0	1-1	0.1	20	nA
hFE	Transistor transfer ra	static forward current tio	V _{CE} = 5 V,	I _C = 10 mA,	I _F = 0	200	550	-1	
VF	Input diode	static forward voltage	I _F = 16 mA				1.2	1.4	V
VCE(sat)	Collector-e	mitter saturation voltage	I _C = 5 mA,	I _F = 10 mA,	I _B = 0	193-21	0.25	0.4	V
rio	Input-to-ou	tput internal resistance	$V_{in-out} = \pm 500 \text{ V},$	See Note 6		1011			Ω
Cio	Input-to-ou	tput capacitance	$V_{in-out} = 0,$	f = 1 MHz,	See Note 6		1	1.3	pF

NOTE 6: These parameters are measured between both input-diode leads shorted together and all the phototransistor leads shorted together.


switching characteristics at 25 °C free-air temperature

		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tr	Rise time	Phototransistor operation	$V_{CC} = 10 \text{ V}, I_{C(on)} = 2 \text{ mA}, R_{L} = 100 \Omega,$	966	2	10	
tf	Fall time	Phototransistor operation	See Test Circuit A of Figure 1	corre	2	10	μS
tr	Rise time	Dhaadiada aasaaisa	$V_{CC} = 10 \text{ V}, I_{C(on)} = 20 \mu\text{A}, R_{L} = 1 \text{k}\Omega,$		21 1	D.	
tf	Fall time	Photodiode operation	See Test Circuit B of Figure 1		1		μS



PARAMETER MEASUREMENT INFORMATION

Adjust amplitude of input pulse for: IC(on) = 2 mA (Test Circuit A) or



- NOTES: A. The input waveform is supplied by a generator with the following characteristics: $Z_{out} = 50 \ \Omega$, $t_{\Gamma} \le 15 \ ns$, duty cycle $\approx 1\%$, $t_W = 100 \mu s$.
 - B. The output waveform is monitored on an oscilloscope with the following characteristics: $t_r \leq 12 \text{ ns, R}_{in} \geq 1 \text{ M}\Omega$, $C_{in} \leq 20 \text{ pF.}$

FIGURE 1. SWITCHING TIMES


TYPICAL CHARACTERISTICS




COLLECTOR-EMITTER VOLTAGE 600 IB = 0 $T_A = 25^{\circ}C$ 500 IF = 1 mA C-Collector Current-µA 400 0.9 mA 0.8 mA 300 0.7 mA 200 0.6 mA 0.5 mA 100 0.4 mA 0.3 mA 0.2 mA 0 2 4 6 10 12 VCE-Collector-Emitter Voltage-V


FIGURE 2

COLLECTOR CURRENT





NORMALIZED TRANSISTOR STATIC FORWARD **CURRENT TRANSFER RATIO**



RELATIVE ON-STATE COLLECTOR CURRENT





FIGURE 5

NORMALIZED TRANSISTOR STATIC FORWARD **CURRENT TRANSFER RATIO**



- A-C Signal Input
- Gallium Arsenide Dual-Diode Infrared Sources Coupled to a Silicon NPN Photo-Transistor
- Plastic Dual-In-Line Package
- UL-Recognized File # E65085


- Choice of Four Current Transfer Ratios
- High-Voltage Electrical Isolation
 3.535 kV Peak (2.5 kV rms)
- High-Speed Switching . . . t_f = 4 μs Typ

description

The TIL186 optocoupler is designed for use in ac input signal applications that require high-voltage isolation between input and output. Users can select from four different current gains (TIL186-1 through TIL186-4). These optocouplers consist of two GaAs light-emitting input diodes connected in a reverse-parallel configuration for ac input applications and a silicon npn output phototransistor.

mechanical data

The package is mounted on a 6-pin lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation. Device performance characteristics will remain stable when operated in high-humidity conditions. Unit weight is approximately 0.52 grams.



3

Optocouplers (Isolators)

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1989, Texas Instruments Incorporated

Input-to-output voltage	3.535	kV peak	(± 2.5 kV rm	is)
Collector-base voltage			100	V
Collector-emitter voltage (see Note 1)			55	V
Emitter-collector voltage			7	V
Emitter-base voltage	e Park	H-nHeuC	7	V
Input-diode continuous forward current at (or below) 25 °C free-air tem	peratu	re		
(see Note 2)			100 m	ıΑ
Continuous power dissipation at (or below) 25 °C free-air temperature:				
Infrared-emitting diode (see Note 3)				W
Phototransistor (see Note 3)			150 m	W

Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds.....

- NOTES: 1. This value applies when the base-emitter diode is open circuited. 2. Derate linearly to 100°C free-air temperature at the rate of 1.33 mA/°C.
 - 3. Derate linearly to 100 °C free-air temperature at the rate of 2 mW/ °C.
 - 4. Derate linearly to 100 °C free-air temperature at the rate of 3.33 mW/°C.

Optocouplers (Isolators)



electrical characteristics at 25 °C free-air temperature (unless otherwise noted)

	PAR	AMETER	TEST (CONDITIONS		MIN	TYP	MAX	UNIT
V(BR)CBO	Collector-b	ase breakdown voltage	$I_C = 10 \mu A$,	I _E = 0,	IF = 0	100			V
		mitter breakdown voltage	I _C = 1 mA,	IB = 0,	IF = 0	55	A TELM		V
		se breakdown voltage	$I_E = 10 \mu A$,	IC = 0,	IF = 0	7	100	45	V
V(BR)ECO	Emitter-col	lector breakdown voltage	$I_E = 100 \mu A$,	I _B = 0,	IF = 0	7	/ 1		V
					TIL186-1	0.1			1522
		value les value 1	V _{CE} = 10 V,	$I_F = 2 \text{ mA},$	TIL186-2	0.2	11	7	-
	0		I _B = 0		TIL186-3	0.5	10	14 N	1 4
	On-state	llector Phototransistor operation	and a second		TIL186-4	1		Mar e	
IC(on)†			V _{CE} = 10 V,	Ai mana	TIL186-1	1	lla-ses		mA
	current			$I_F = 10 \text{ mA},$	TIL186-2	2		934	
			I _B = 0		TIL186-3	5			
		EMBORIVAW 2	PATADY		TIL186-4	10	ONO 12		
		Photodiode operation	V _{CB} = 10 V,	IF = 10 mA,	IE = 0	5	12	man's	μΑ
IC(off)	Off-state c	ollector current	V _{CE} = 50 V,	IF = 20 mA,	I _B = 0	muotes	2	200	nA
hFE	Transistor transfer ra	static forward current	V _{CE} = 5 V,	I _C = 10 mA,	IF = 0	100	550		
VF [†]	Input diode	static forward voltage	IF = 10 mA			1	1.16	1.5	V
VCE(sat) [†]	Collector-e	mitter saturation voltage	$I_C = 1 \text{ mA},$	I _F = 10 mA,	I _B = 0		0.14	0.4	V
rio	Input-to-ou	tput internal resistance	$V_{in-out} = \pm 500 \text{ V},$	See Note 5	THERRUD	1011			Ω
Cio	Input-to-ou	tput capacitance	V _{in-out} = 0,	f = 1 MHz,	See Note 5		1	2	pF
IC(on)1		ollector current ratio (see Note 6)	V _{CE} = 10 V,		JUNIJUN	1		3	001


[†]These parameters apply for either direction of the input current.

NOTES: 5. These parameters are measured between both input-diode leads shorted together and all the phototransistor leads shorted together.

6. The higher of the two $I_{C(on)}$ values generated by the two diodes is taken as $I_{C(on)1}$.

switching characteristics at 25 °C free-air temperature

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
tr	Rise time	V- 10 V I 2 A B 100 0 C 5' 1		4	10	μS
tf	Fall time	$V_{CC} = 10 \text{ V}, I_{C(on)} = 2 \text{ mA}, R_L = 100 \Omega, See Figure 1$		4	10	μS




NOTES: A. The input waveform is supplied by a generator with the following characteristics: $Z_0 = 50~\Omega$, $t_f = \leq 15$ ns, duty cycle = 1%. B. The output waveform is monitored on an oscilloscope with the following characteristics: $t_f \leq 12$ ns, $R_I \geq 1~M\Omega$, $C_I \leq 20~pF$.

FIGURE 1. SWITCHING TIMES

3



TYPICAL CHARACTERISTICS






FIGURE 2

FIGURE 3

TYPICAL CHARACTERISTICS






FIGURE 4

RELATIVE ON-STATE COLLECTOR CURRENT VS




FIGURE 5

NORMALIZED TRANSISTOR STATIC FORWARD **CURRENT TRANSFER RATIO**




FIGURE 6

NORMALIZED TRANSISTOR STATIC FORWARD **CURRENT TRANSFER RATIO**







FIGURE 7



RELATIVE DIVISTATE COLLECTOR CURRENT


NORMALIZED ON STATE COLLECTOR CURRENT






NORMALIZED TRANSISTOR STATIC FORWARD
CURRENT TRANSFER RATIO

NORMALIZED TRANSISTOR STATIC FORWARD
CURRENT TRANSFER RATIO






- Gallium Arsenide Dual-Diode Infrared Source Optically Coupled to a Silicon N-P-N **Darlington Phototransistor**
- Plastic Dual-In-Line Package
- High-Voltage Electrical Isolation, 3.535 kV Peak (2.5 kV rms)
- High Current Transfer Ratio, 500% Minimum at IF = 10 mA, Up to 1500% Minimum at IF = 2 mA with Four Categories
- High V(BR)CEO, 55 V Min
- UL Recognized File #E65085
- No Base Lead Connection on TIL188 for High-**EMI Environment**

description

The TIL187 and TIL188 Optocouplers are designed for use in AC applications that require very high current transfer ratio and high voltage isolation between input and output. These optocouplers consist of two GaAs light-emitting diodes connected in a reverse-parallel configuration and a silicon n-p-n Darlington phototransistor. The TIL187 has the base connected for applications where a base signal or base resistor is required. The TIL188 is designed with no base connected for applications where high base-noise immunity is desired. Users can select from four different current gains (TIL187-1 through TIL187-4 and TIL188-1 through TIL188-4).

mechanical data



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1989, Texas Instruments Incorporated

Optocouplers
(Isolators)

absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)
$\begin{array}{llllllllllllllllllllllllllllllllllll$
25 °C free-air temperature (see Note 2)
Infrared-emitting diode (see Note 3)
Phototransistor (see Note 3)
Total, infrared-emitting diode plus phototransistor (see Note 4)
Storage temperature range
Lead temperature 1,6 mm (1/16-inch) from case for 10 seconds

- NOTES: 1. This value applies when the base-emitter diode is open circuited.
 - 2. Derate linearly to 100 °C free-air temperature at the rate of 1.33 mA/°C. 3. Derate linearly to 100 °C free-air temperature at the rate of 2 mW/°C.

 - 4. Derate linearly to 100 °C free-air temperature at the rate of 3.33 mW/°C.



electrical characteristics at 25 °C free-air temperature (unless otherwise noted)

				a militare (1)	TIL187	HA	1	TIL188	I S SHE	
	PARA	METER	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V(BR)CBO	Collector-b		$I_C = 10 \mu A, I_E = 0,$ $I_F = 0$	100				Leg	17	V
V _(BR) CEO	Collector-e		$I_C = 1 \text{ mA}, I_B = 0,$ $I_F = 0$	55	1698	5 69 5 69	55			V
V _{(BR)EBO}	Emitter-bas breakdowr		$I_E = 10 \mu A, I_C = 0,$ $I_F = 0$	14				11		٧
V _{(BR)ECO}	Emitter-col breakdowr		$I_E = 10 \mu A, I_F = 0$	0			7	P.	4	V
		TIL187-1, TIL188-1		5			5	1		* 1
	Photo-	TIL187-2, TIL188-2	$V_{CE} = 1 V$, $I_F = 2 mA$,	10	TURN	10-m	10		-	-12-31
0	state transis	ITIL187-3, TIL188-3	$I_B = 0$	20	g der	= 183	20		the said	mA
	ector operat	ITII 187-4 TII 188-4		30	1		30			mA
curre		101 July 1	$V_{CE} = 1 \text{ V}, I_{F} = 10 \text{ mA}, I_{B} = 0$	50		- 1	50			
	Photo	diode operation	$V_{CB} = 1 \text{ V}, I_{F} = 10 \text{ mA},$ $I_{E} = 0$	12		HORY CHOUR			μΑ	
IC(off)	Off-state collector c	urrent 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	V _{CE} = 10 V, I _F = 0, I _B = 0	relativ oblava r	ng a vid u no ber	100	eloma e constant	env loc	100	nA
hFE	Transistor forward cu transfer ra	rrent	V _{CE} = 1 V, I _C = 10 mA, I _F = 0	BRIA	25000					
V _F [†]	Input diode		I _F = 10 mA	1	1.2	1.5	1	1.2	1.5	٧
V _{CE(sat)} †	Collector-e saturation		$I_C = 50 \text{ mA}, I_F = 10 \text{ mA},$ $I_B = 0$		0.87	ASPART	tusi	0.87	1	V
rio	Input-to-ou internal res		V _{in-out} = ±500 V, See Note 5	1011	31	BATLO	1011	41		Ω
Cio	Input-to-ou	and the second second second second	V _{in-out} = 0, f = 1 mHz, See Note 5		1	1.3		1	1.3	pF
IC(on)1 IC(on)2		ollector current ratio (see Note 6)	V _{CE} = 1 V, I _F = 2 mA	1		3	1		3	1.08

[†]These parameters apply for either direction of the input current.

NOTES: 5. These parameters are measured between both input-diode leads shorted together and all the phototransistor leads shorted together.


6. The higher of the two $I_{C(on)}$ values generated by the two diodes is taken as $I_{C(on)1}$.

switching characteristics at 25 °C free-air temperature

PARAMETER	TEST CONDITIONS		TIL187						
PARAMETER	IESI C	UNDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _r Rise time	V _{CC} = 10 V,	$I_{C(on)} = 10 \text{ mA},$		100			100		μS
t _f Fall time	$R_L = 100 \Omega$,	see Figure 1		100	1		100		μS


FIGURE 1. SWITCHING TIMES

TYPICAL CHARACTERISTICS




Note 7: Pulse operation is required for operation beyond limits shown by the dashed line.







TIL187 NORMALIZED TRANSISTOR STATIC FORWARD CURRENT TRANSFER RATIO



NORMALIZED ON-STATE COLLECTOR CURRENT




TIL187 NORMALIZED TRANSISTOR STATIC FORWARD CURRENT TRANSFER RATIO



NOTE 8: These parameters were measured using pulse techniques t_W = 1 ms, duty cycle \leq 2%.





NORMALIZED COLLECTOR-EMITTER
BREAKDOWN VOLTAGE




FIGURE 8

FIGURE 9

OFF-STATE COLLECTOR CURRENT

VS
FREE-AIR TEMPERATURE

VS
FREE-AIR TEMPERATURE

VS
FREE-AIR TEMPERATURE

VS
FREE-AIR TEMPERATURE

O.01

O.01

O.01

O.01

O.01

O.001

FIGURE 10


canida Diada Infrared Source

- High Direct-Current Transfer Ratios, 500% Minimum at IF = 10 mA and Up to 1500% at IF = 2 mA with Choice of Four Categories
- Plastic Dual-In-Line Package
- High-Voltage Electrical Isolation, 3.535 kV
 Peak (2.5 kV rms)
- Gallium Arsenide Diode Infrared Source Optically Coupled to a Silicon N-P-N Darlington Phototransistor
- No Base Lead Connection on TIL190 for High-EMI Environment
- UL Recognized File #E65085

description

The TIL189 and TIL190 Optocouplers are designed for use in applications that require high current transfer ratio and high voltage isolation between the input and output. The TIL189 has the base connected for applications where a base signal or resistor is required. The TIL190 is designed with no internal base connection for applications where high base-noise immunity is desired. Users can select from four different current gains (TIL189-1 through TIL189-4 and TIL190-1 through TIL190-4).

mechanical data



absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Input-to-output voltage
Collector-base voltage (TIL189)
Collector-emitter voltage (see Note 1)
Emitter-collector voltage 7 V
Emitter-base voltage (TIL189)
Input diode reverse voltage
Input diode continuous forward current at (or below)
25 °C free-air temperature (see Note 2)
Continuous power dissipation at (or below) 25 °C free-air temperature:
Infrared-emitting diode (see Note 3)
Phototransistor (see Note 3)
Total, infrared-emitting diode plus phototransistor (see Note 4)
Storage temperature range
Lead temperature 1,6 mm (1/16-inch) from case for 10 seconds

- NOTES: 1. This value applies when the base-emitter diode is open circuited.
 - 2. Derate linearly to 100 °C free-air temperature at the rate of 1.33 mA/ °C
 - 3. Derate linearly to 100 °C free-air temperature at the rate of 2 mW/°C.
 - 4. Derate linearly to 100 °C free-air temperature at the rate of 3.33 mW/°C.




electrical characteristics at 25 °C free-air temperature (unless otherwise noted)


	DADAM	7770	TEST CONDITIONS	rasignA.	TIL189			TIL190		UNIT
	PARAMI	EIEK	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
V(BR)CBO	Collector-bas breakdown v		$I_C = 10 \mu A, I_E = 0,$ $I_F = 0$	100	42					٧
V(BR)CEO	Collector-emi	The second secon	$I_C = 1 \text{ mA}, I_B = 0,$ $I_F = 0$	55			55			٧
V(BR)EBO	Emitter-base breakdown v	oltage	$I_E = 10 \mu A, I_C = 0,$ $I_F = 0$	14		7	T			٧
V(BR)ECO	Emitter-collectors breakdown v	and the state of t	$I_E = 100 \mu A, I_F = 0$			1	7	1 +		٧
I _R	Input diode s reverse curre		V _R = 3 V		3L	10		1-1	10	μΑ
	Sec. Land	TIL189-1, TIL190-1		5			5			
	Photo-	TIL189-2, TIL190-2	$V_{CE} = 1 V$, $I_F = 2 mA$,	10			10			
On-	state transisto	TIL189-3, TIL190-3	IB = 0	20	0.7	TIUS	20			mA
		TTII 189-4 TII 190-41		30			30		martit. A	18970
IC(on) colle		ectionities to a 12 ns.	$V_{CE} = 1 \text{ V}, I_F = 10 \text{ mA}, I_B = 0$	50			50			
	Photodio	de operation	$V_{CB} = 1 \text{ V}, I_F = 10 \text{ mA}, I_E = 0$	5	15					μΑ
IC(off)	Off-state collector curr	rent	$V_{CE} = 10 \text{ V}, I_F = 0,$ $I_B = 0$	AOIS	1	100	N-PSP(PA	1	100	nA
hFE	Transistor sta forward curre transfer ratio	ent TOELLOO	$V_{CE} = 1 \text{ V}, I_{C} = 10 \text{ mA}, I_{F} = 0$		25000	PUQ Q	RAVAR	03		
VF	Input diode s		I _F = 10 mA	r	1.2	1.5	HAVVA	1.2	1.5	V
VCE(sat)	Collector-emi		$I_C = 50 \text{ mA}, I_F = 10 \text{ mA},$ $I_B = 0$		0.87	1		0.87	1	٧
rio	Input-to-outp	The Addition of the Asset of the St.	V _{in-out} = ±500 V, See Note 5	1011			1011			Ω
C _{io}	Input-to-outp	ut	V _{in-out} = 0, f = 1 mHz, See Note 5		1	1.3		1	1.3	pF

NOTE 5: These parameters are measured between both input-diode leads shorted together and all the phototransistor leads shorted together.

switching characteristics at 25 °C free-air temperature


PARAMETER	TECT C	TEST CONDITIONS		TIL189		A AT	TIL190		
PANAMETEN	TEST C	ONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
t _r Rise time	V _{CC} = 10 V,	IC(on) = 10 mA,		100	W		100		μS
t _f Fall time	$R_L = 100 \Omega$,	see Figure 1		100	4		100		μS





NOTES: A. The input waveform is supplied by a generator with the following characteristics: $Z_0 = 50 \,\Omega$, $t_r = \leq 15 \,\text{ns}$, duty cycle = 1%. B. The output waveform is monitored on an oscilloscope with the following characteristics: $t_r \leq 12 \,\text{ns}$, $R_1 \geq 1 \,\text{M}\Omega$, $C_{\text{in}} \leq 20 \,\text{pF}$.

FIGURE 1. SWITCHING TIMES








FIGURE 3

NOTE 6: Pulse operation is required for operation beyond limits shown by the dashed line.


TYPICAL CHARACTERISTICS




TIL189 NORMALIZED TRANSISTOR STATIC




NOTE 7: These parameters were measured using pulse techniques $t_W = 1$ ms, duty cycle $\leq 2\%$.



TIL189 NORMALIZED TRANSISTOR STATIC FORWARD CURRENT TRANSFER RATIO FORWARD CURRENT TRANSFER RATIO



INSTRUMENTS



TA-Free-Air Temperature - °C FIGURE 8

RELATIVE COLLECTOR-EMITTER BREAKDOWN VOLTAGE




FIGURE 9

0.4

-50


-25

Optocouplers (Isolators)

OFF-STATE COLLECTOR CURRENT TO THE HALLS OF AN AND THE

100

75




- Source Is Optically Coupled to Silicon N-P-N Phototransistor
- Choice of One, Two, or Four Channels
- Choice of Three Current-Transfer Ratios
- High-Voltage Electrical Isolation 3.535 kV Peak (2.5 kV rms)
- Plastic Dual-In-Line Packages
- UL Listed File #E65085

description


These optocouplers consist of a gallium-arsenide light-emitting diode and a silicon n-p-n phototransistor per channel. The TIL191 has one channel in a 4-pin package, the TIL192 has two channels in an 8-pin package, and the TIL193 has four channels in a 16-pin package. The standard devices, TIL191, TIL192, and TIL193, are tested for a current-transfer ratio of 20% minimum. Devices selected for a current-transfer ratio of 50% and 100% minimum are designated with the suffix A and B respectively.

mechanical data




3





TIL192



absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Input-to-output voltage (see Note 1) ± 3.535 kV peak or dc (±2.5 kV rms)
Collector-emitter voltage (see Note 2)
Emitter-collector voltage
Input diode reverse voltage
Input diode continuous forward current at (or below) 25 °C free-air temperature
(see Note 3)
Continuous power dissipation at (or below) 25 °C free-air temperature:
Phototransistor (see Note 4)
Input diode plus phototransistor per channel (see Note 5)
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

- NOTES: 1. This rating applies for sine-wave operation at 50 or 60 Hz. Service capability is verified by testing in accordance with UL requirements.
- 2. This value applies when the base-emitter diode is open circuited.
 - 3. Derate linearly to 100 °C free-air temperature at the rate of 0.67 mA/°C.
 - 4. Derate linearly to 100 °C free-air temperature at the rate of 2 mW/°C.
 - 5. Derate linearly to 100 °C free-air temperature at the rate of 2.67 mW/ °C.

electrical characteristics at 25 °C free-air temperature (unless otherwise noted)


	F	PARAMETER	TEST COM	NDITIONS	MIN	TYP	MAX	UNIT
V _(BR) CEO	Collector-emit	ter breakdown voltage	I _C = 0.5 mA	IF = 0	35		11/	V
V _{(BR)ECO}	Emitter-collect	tor breakdown voltage	$I_{C} = 100 \mu A$	IF = 0	7		The N	V
IR	Input diode st	atic reverse current	V _R = 5 V				10	μΑ
IC(off)	Off-state colle	ector current	V _{CE} = 24 V,	IF = 0			100	nA
	Current	TIL191, TIL192, TIL193			20%			
CTR	transfer	TIL191A, TIL192A, TIL193A	IF = 5 mA,	VCE = 5 V	50%	dillig !		1 1 1 1
	ratio	TIL191B, TIL192B, TIL193B			100%		Bale 119	
VF	Input diode st	atic forward voltage	IF = 20 mA	CO ridne belie	el a enh	d7680	1.4	V
VCE(sat)	Collector-emit	ter saturation voltage	IF = 5 mA,	I _C = 1 mA	NORMEN	III HA	0.4	V
C _{io}	Input-to-outpu	nt capacitance	V _{in-out} = 0, f = 1 MHz,	See Note 6		1		pF
rio	Input-to-outpu	t internal resistance	V _{in-out} = ±1 See Note 6	kV,		1011		Ω

NOTE 6: These parameters are measured between all input-diode leads shorted together and all phototransistor leads shorted together.




switching characteristics at 25 °C free-air temperature


	PARAMETER	TEST CONDITIONS	TYP	UNIT
t _r	Rise time	$V_{CC} = 5 \text{ V},$ $I_{C \text{ (on)}} = 2 \text{ mA},$	6	μS
tf	Fall time	$R_L = 100 \Omega$, See Figure 1	6	μS




- NOTES: A. The input waveform is supplied by a generator with the following characteristics: $Z_{OUT} = 50 \Omega$, $t_r \le 15 \text{ ns}$, $t_W = 100 \mu\text{s}$, duty cycle $\approx 1\%$.
 - B. The output waveform is monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF.

FIGURE 1. SWITCHING TIMES









TIL191, TIL192, TIL193

NORMALIZED ON-STATE COLLECTOR CURRENT



RELATIVE ON-STATE COLLECTOR CURRENT



IF-Input Current-mA
FIGURE 4

10

40 100


0.4

Texas Instruments

0.001

TYPICAL CHARACTERISTICS

TYPICAL COLLECTOR-EMITTER SATURATION VOLTAGE



TYPICAL APPLICATION DATA






FIGURE 7








- AC Signal Input
- Gallium-Arsenide Diode Infrared Source
- Source Is Optically Coupled to Silicon N-P-N Phototransistor
- Choice of One, Two, or Four Channels
- Choice of Three Current-Transfer Ratios
- High-Voltage Electrical Isolation 3.535 kV
 Peak (2.5 kV rms)
- Plastic Dual-In-Line Packages
- UL Listed File #E65085

description

These optocouplers consist of two gallium-arsenide light-emitting diodes connected in a reverse-parallel configuration for ac-input applications and a silicon n-p-n phototransistor per channel. The TIL194 has one channel in a 4-pin package, the TIL195 has two channels in an 8-pin package, and the TIL196 has four channels in a 16-pin package. The standard devices, TIL194, TIL195, and TIL196, are tested for a current-transfer ratio of 20% minimum. Devices selected for a current-transfer ratio of 50% and 100% minimum are designated with the suffix A and B respectively.


mechanical data



3

TIL194, TIL195, TIL196, TIL194A, TIL195A, TIL196A TIL194B, TIL195B, TIL196B AC-INPUT OPTOCOUPLERS

schematic diagrams



absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Input-to-output voltage (see Note 1)	±3.53	5 kV pe	ak or d	c (±2.5	kV rms)
Collector-emitter voltage (see Note 2)					35 V
Emitter-collector voltage					7 V
Input diode continuous forward current at (or below) 25 °C free	e-air ten	nperatur	е		
(see Note 3)					± 50 mA
Continuous power dissipation at (or below) 25 °C free-air tempor	erature:				
Phototransistor (see Note 4)					150 mW
Input diode plus phototransistor per channel (see Note 5)					200 mW
Storage temperature range				-55°C	to 125°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 second	ds				. 260°C

- NOTES: 1. This rating applies for sine-wave operation at 50 or 60 Hz. Service capability is verified by testing in accordance with UL requirements.
 - 2. This value applies when the base-emitter diode is open circuited.
 - 3. Derate linearly to 100 °C free-air temperature at the rate of 0.67 mA/°C.
 - 4. Derate linearly to 100 °C free-air temperature at the rate of 2 mW/ °C.
 - 5. Derate linearly to 100 °C free-air temperature at the rate of 2.67 mW/ °C.

electrical characteristics at 25 °C free-air temperature (unless otherwise noted)

	即是作为方面	PARAMETER	TEST CO	NDITIONS	MIN TYP	MAX	UNIT
V(BR)CEO	Collector-emit	ter breakdown voltage	IC = 0.5 mA	IF = 0	35		٧
V(BR)ECO	Emitter-collec	tor breakdown voltage	$I_{C} = 100 \mu A$	I _F = 0	7		٧
IC(off)	Off-state colle	ector current	VCE = 24 V,	IF = 0	1017 01 02 6	100	nA
	Current	TIL194, TIL195, TIL196		MAN TOES OF PE	20%		1
CTR [†]	transfer	TIL194A, TIL195A, TIL196A	I _F = 5 mA,	VCE = 5 V	50%	A T	and the second
	ratio	TIL194B, TIL195B, TIL196B			100%	11	400
V _F [†]	Input diode st	atic forward voltage	IF = 20 mA			1.4	٧
VCE(sat) †	Collector-emit	ter saturation voltage	I _F = 5 mA,	I _C = 1 mA		0.4	V
C _{io}	Input-to-outpu	ut capacitance	V _{in-out} = 0, See Note 6	f = 1 MHz,	1		pF
rio	Input-to-outpu	ut internal resistance	V _{in-out} = ±1 See Note 6	kV,	1011	niq danil	Ω
IC(on)1	On-state colle	ctor current symmetry ratio	V _{CF} = 5 V,	In - 5 mA	1	3	al control
IC(on)2	(see Note 7)		ACE - 2 A'	iF - 5 IIIA		3	

[†]These parameters apply to either direction of the input current.

NOTES 6: These parameters are measured between all input-diode leads shorted together and all phototransistor leads shorted together.

7. The higher of the two values of IC(on) generated by the two diodes is taken as IC(on)1.




switching characteristics at 25 °C free-air temperature

PARAMETER		TEST CONDITIONS	TYP	UNIT
tr†	Rise time	$V_{CC} = 5 \text{ V, } I_{C(on)} = 2 \text{ mA,}$	6	μS
tf [†]	Fall time	R _L = 100 Ω, See Figure 1	6	μS

[†]These parameters apply to either direction of the input current.

PARAMETER MEASUREMENT INFORMATION

Adjust amplitude of input pulse for IC(on) = 2 mA



NOTES: A. The input waveform is supplied by a generator with the following characteristics: $Z_Q = 50 \ \Omega$, $t_f \le 15 \ ns$, duty cycle = 1% B. The output waveform is monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_i \ge 1$ M Ω , $C_i \le 20$ pF.

FIGURE 1. SWITCHING TIMES

TYPICAL CHARACTERISTICS

INPUT CURRENT VS INPUT VOLTAGE






FIGURE 2


Optocouplers

(Isolators





RELATIVE ON-STATE COLLECTOR CURRENT FREE-AIR TEMPERATURE



TYPICAL COLLECTOR-EMITTER SATURATION VOLTAGE




FIGURE 6


° 2 1.2 ■ VCE = 5 V ₹ 1.1 IF = 5 mA $l_B = 0$ Value at 1.0 0.9 to **Current Relative** 0.8 0.7 0.6 -Collector 0.5 0.4 -50 -25 25 50 75 TA-Free-Air Temperature - °C FIGURE 5

UL Recognized . . . File Number E65085

- High Isolation . . . 3535 V Peak
- Output Driver Designed for 115 V AC
- Standard 6-Pin Plastic DIP

mechanical

Each device consists of a gallium arsenide infrared emitting diode optically coupled to a silicon phototriac mounted on a 6-pin lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high-humidity conditions.



3



absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Input-to-output peak voltage, 5 s maximum duration, 60 Hz (see Note 1)	3 V
Input diode forward current, continuous	
Output repetitive peak off-state voltage	
Output on-state current, total rms value (50-60 Hz, full sine wave):	
T _A = 25°C	100 mA
$T_A = 70$ °C	. 50 mA
Output driver nonrepetitive peak on-state current	
(t _W = 10 ms, duty cycle = 10%, see Figure 7)	1.2 A
Continuous power dissipation at (or below) 25 °C free-air temperature:	
Infrared-emitting diode (see Note 2)	100 mW
Phototriac (see Note 3)	300 mW
Total device (see Note 4)	
Operating junction temperature range	
Storage temperature range40 °C	
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

- NOTES: 1. Input-to-output peak voltage is the internal device dielectric breakdown rating.
 - 2. Derate linearly to 100 °C free-air temperature at the rate of 1.33 mW/°C.
 - 3. Derate linearly to 100 °C free-air temperature at the rate of 4 mW/°C.
 - 4. Derate linearly to 100 °C free-air temperature at the rate of 4.4 mW/ °C.


electrical characteristics at 25 °C free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN TY	P MAX	UNIT	
IR	Static reverse current		V _R = 3 V	0.0	5 100	μΑ
VF	Static forward voltage		I _F = 10 mA	1.	2 1.5	V
IDRM	Repetitive off-state current, either direction		V _{DRM} = 250 V, See Note 5	1	0 100	nA
dv/dt	Critical rate of rise of off-state voltage		See Figure 1	1	2	V/µs
dv/dt(c)	Critical rate of rise of commutating voltage		I _O = 15 mA, See Figure 1	0.1	5	V/µs
active?	TIL3009 TIL3010	TIL3009	Output supply voltage = 3 V	MITARE IN 1	5 30	mA
		TIL3010		de a H	B 15	
IFT		TIL3011		6.3	5 10	
		TIL3012		- Maria	5	
VTM	Peak on-state voltage, either direction		I _{TM} = 100 mA	1.	8 3	٧
Iн	Holding current, either direction		285A.PL	10	0	μΑ

NOTE 5: Test voltage must be applied within dv/dt rating.



PARAMETER MEASUREMENT INFORMATION



NOTE 6: The critical rate of rise of off-state voltage, dv/dt, is measured with the input at 0 volts. The frequency of V_{in} is increased until the phototriac just turns on. This frequency is then used to calculate the dv/dt according to the formula:


$$dv/dt = 2 \sqrt{2}\pi fV_{in}$$

The critical rate of rise of commutating voltage, dv/dt(c), is measured by applying occasional 5-volt pulses to the input and increasing the frequency of $V_{\rm in}$ until the phototriac stays on (latches) after the input pulse has ceased. With no further input pulses, the frequency of $V_{\rm in}$ is then gradually decreased until the phototriac turns off. The frequency at which turn-off occurs may then be used to calculate the dv/dt(c) according to the formula shown above.

FIGURE 1. CRITICAL RATE OF RISE TEST CIRCUIT

TYPICAL CHARACTERISTICS

EMITTING DIODE NORMALIZED TRIGGER CURRENT




ON-STATE CHARACTERISTICS 800 Output $t_W = 80 \mu s$ Current-mA 600 IF = 20 mA f = 60 Hz400 TA = 25°C 200 Peak On-State 200 -400 -600 800 VTM-Peak On-State Voltage-V FIGURE 3


Texas Instruments

TYPICAL CHARACTERISTICS

CRITICAL RATE OF RISE OF OUTPUT VOLTAGE




CRITICAL RATE OF RISE OF OUTPUT VOLTAGE




TYPICAL CHARACTERISTICS

RMS APPLIED VOLTAGE (FOR $dv/dt(c) = 0.15 V/\mu s$) vs



MAXIMUM RATINGS

NONREPETITIVE PEAK ON-STATE CURRENT





TYPICAL APPLICATIONS




FIGURE 9. INDUCTIVE LOAD WITH SENSITIVE-GATE TRIAC

I_{GT} ≤ 15 mA





FIGURE 10. INDUCTIVE LOAD WITH NONSENSITIVE-GATE TRIAC

UL Recognized . . . File Number E65085

- High Isolation . . . 3535 V Peak
- Output Driver Designed for 220 V AC
- Standard 6-Pin Plastic DIP

mechanical

Each device consists of a gallium arsenide infrared emitting diode optically coupled to a silicon phototriac mounted on a 6-pin lead frame encapsulated within an electrically nonconductive plastic compound. The case will withstand soldering temperature with no deformation and device performance characteristics remain stable when operated in high-humidity conditions.



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



absolute maximum ratings at 25 °C free-air temperature (unless otherwise noted)

Input-to-output peak voltage, 5 s maximum duration, 60 Hz (see Note 1) 3.535 kV
Input diode reverse voltage 3 V
Input diode forward current, continuous
Output repetitive peak off-state voltage
Output on-state current, total rms value (50-60 Hz, full sine wave):
T _A = 25 °C
T _A = 70 °C
Output driver nonrepetitive peak on-state current
(t _W = 10 ms, duty cycle = 10%, see Figure 7)
Continuous power dissipation at (or below) 25 °C free-air temperature:
Infrared-emitting diode (see Note 2)
Phototriac (see Note 3)
Total device (see Note 4)
Operating junction temperature range40 °C to 100 °C
Storage temperature range40 °C to 150 °C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

- NOTES: 1. Input-to-output peak voltage is the internal device dielectric breakdown rating.
 - 2. Derate linearly to 100 °C free-air temperature at the rate of 1.33 mW/ °C.
 - 3. Derate linearly to 100 °C free-air temperature at the rate of 4 mW/°C.
 - 4. Derate linearly to 100 °C free-air temperature at the rate of 4.4 mW/ °C.


electrical characteristics at 25 °C free-air temperature (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
IR	Static reverse current		V _R = 3 V		0.05	100	μΑ
VF	Static forward voltage		I _F = 10 mA		1.2	1.5	V
DRM	Repetitive off-state current, either direction		V _{DRM} = 400 V, See Note 5		10	100	nA
dv/dt	Critical rate of rise of off-state voltage		See Figure 1		100		V/μs
dv/dt(c)	Critical rate of rise of commutating voltage		IO = 15 mA, See Figure 1		0.15		V/µs
-49183	Input trigger current,	TIL3020	Torografia Torografia	ARLANG-	15	30	mA
		TIL3021		6.9	8	15	
FT	either direction	TIL3022	Output supply voltage = 3 V	1	5	10	
	TIL3	TIL3023	2.23 0.090		3	5	
VTM	Peak on-state voltage, either direction		I _{TM} = 100 mA		1.4	3	V
Н	Holding current, either direction				100		μΑ

NOTE 5: Test voltage must be applied at a rate no higher than 12 V/μs.



PARAMETER MEASUREMENT INFORMATION




NOTE 6: The critical rate of rise of off-state voltage, dv/dt, is measured with the input at 0 volts. The frequency of V_{in} is increased until the phototriac just turns on. This frequency is then used to calculate the dv/dt according to the formula:

$$dv/dt = 2 \sqrt{2}\pi fV_{in}$$


The critical rate of rise of commutating voltage, dv/dt(c), is measured by applying occasional 5-volt pulses to the input and increasing the frequency of $V_{\rm in}$ until the phototriac stays on (latches) after the input pulse has ceased. With no further input pulses, the frequency of $V_{\rm in}$ is then gradually decreased until the phototriac turns off. The frequency at which turn-off occurs may then be used to calculate the dv/dt(c) according to the formula shown above.


FIGURE 1. CRITICAL RATE OF RISE TEST CIRCUIT



TYPICAL CHARACTERISTICS

EMITTING DIODE NORMALIZED TRIGGER CURRENT





MAXIMUM RATINGS

NONREPETITIVE PEAK ON-STATE CURRENT




FIGURE 4



TYPICAL APPLICATIONS




FIGURE 5. RESISTIVE LOAD




FIGURE 6. INDUCTIVE LOAD WITH SENSITIVE-GATE TRIAC







FIGURE 7. INDUCTIVE LOAD WITH NONSENSITIVE-GATE TRIAC







General Information	1
CCD Image Sensors and Support Functions	2
Optocouplers (Isolators)	3
Intelligent LED Displays	4
Infrared Emitters and Phototransistors	5
Quality and Reliability	6
Applications	7


S energe thought bear reason to a sequentians and a sequential sequentians and a sequential sequentians and a sequential sequential

4


- 6,9-mm (0.270-Inch) Character Height
- Sign, Overflow, Left or Right Decimal Capability

- **High Luminous Intensity**
- Wide Viewing Angle
- Low Power Requirements
- Compatible with Most TTL and DTL Circuits
- Each Unit Visually Checked for Uniformity of Elements mechanical data

These assemblies consist of display chips mounted on a header with either a red molded plastic body for the TIL302. TIL303, and TIL304 or a red plastic cap for the TIL302A, TIL303A, and TIL304A. Multiple displays may be mounted on 11,43-mm (0.450-inch) centers.



- NOTES: a. All linear dimensions are in millimeters and parenthetically in inches.
 - b. Lead dimensions are not controlled above the seating plane.
 - c. Centerlines of character segments and decimal points are shown as dashed lines, Associated dimensions are nominal,
 - d. The true-position pin spacing is 2,54 mm (0.100 inch) between centerlines. Each centerline is located within 0,26 mm (0.010 inch) of its true longitudinal position relative to pins 1 and 11.
 - e. On TIL302A, TIL303A, and TIL304A devices, the 3 mold indentations are not present.



PRODUCTION DATA documents contain information report in the publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1982, Texas Instruments Incorporated

TIL302, TIL302A, TIL303, TIL303A, TIL304, TIL304A **NUMERIC DISPLAYS**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Reverse Voltage at 25°C Free-Air Temperature:	
Each Segment	V
Decimal Point	V
Peak Forward Current, Each Segment or Decimal Point (See Note 1)	nΑ
Continues Francis Compati	
Each Segment or Decimal Point	nΑ
Total for TIL302, TIL302A, TIL303, TIL303A	ıΑ
Total for TIL304, TIL304A	nΑ
Operating Free-Air Temperature Range	°C
Storage Temperature Bange —25°C to 85	

NOTE 1: This value applies for PRR ≥ 60 Hz, duty cycle ≤ 10%.

operating characteristics of each segment at 25°C free-air temperature (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
I _V Luminous Intensity (See Note 2)		100 275		μcd
λ _p Wavelength at Peak Emission	1 20 1	660		nm
Δλ Spectral Bandwidth	I _F = 20 mA	20		nm
V _F Static Forward Voltage		3 3.4	3.8	V
a _{VF} Average Temperature Coefficient of Static Forward Voltage	I _F = 20 mA, T _A = 0°C to 70°C	-2.7		mV/°C
I _R Static Reverse Current	V _R = 6 V	1 3 carrier	100	μА
C Anode-to-Cathode Capacitance	V _R = 0, f = 1 MHz	85		pF


operating characteristics of decimal point at 25°C free-air temperature (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Iv	Luminous Intensity (See Note 2	* ************************************	40	110		μcd
λр	Wavelength at Peak Emission	I = 20 mA	A 1011 7 10 10 10	660	N 12-1	nm
Δλ	Spectral Bandwidth	I _F = 20 mA	diament in	20	.0.	nm
٧F	Static Forward Voltage		1.5	1.65	2	V
avr	Average Temperature Coefficient of Static Forward Voltage	I _F = 20 mA, T _A = 0°C to 70°C	BOG WIN	-1.4		mV/°(
IR	Static Reverse Current	V _R = 3 V	-		100	μА
С	Anode-to-Cathode Capacitance	V _R = 0, f = 1 MHz		120	1000	pF

NOTE 2: Luminous intensity is measured with a light sensor and filter combination that approximates the CIE (International Commission on Illumination) eye-response curve.




TYPICAL CHARACTERISTICS






RELATIVE LUMINOUS INTENSITY




RELATIVE LUMINOUS INTENSITY

 λ -Wavelength-nm

FIGURE 1





TIL302

TIL302A

NOTE: R1 and R2 are selected for desired brightness.

FUNCTION TABLE

DECIMAL OR			INP	UTS			BI/RBO†		17	SE	GMEN	TS			NOTE
FUNCTION	LT	RBI	D	С	В	A		a	b	С	d	е	f	g	5.0
0	Н	Н	L	L	L	L	Н	ON	ON	ON	ON	ON	ON	OFF	1
1	н	×	L	L	L	Н	Н	OFF	ON	ON	OFF	OFF	OFF	OFF	1
2	н	×	L	L	H	JUL !	Н	ON	ON	OFF	ON	ON	OFF	ON	1
083 08	Н	×	LS	L	Н	Н	H 00	ON	ON	ON	ON	OFF	OFF	ON	081
4	Н	×	L	Н	L	L	Н	OFF	ON	ON	OFF	OFF	ON	ON	. 1
5	н	×	L	Н	L	Н	Н	ON	OFF	ON	ON	OFF	ON	ON	1
6	Н	X	L	Н	Н	L	Н	OFF	OFF	ON	ON	ON	ON	ON	1
7	н	×	L	Н	Н	Н	Н	ON	ON	ON	OFF	OFF	OFF	OFF	1
8	Н	X	Н	L	L	L	Н	ON	ON	ON	ON	ON	ON	ON	1
9	Н	×	Н	L	L	Н	Н	ON	ON	ON	OFF	OFF	ON	ON	1
10	Н	×	Н	L	Н	L	Н	OFF	OFF	OFF	ON	ON	OFF	ON	1
110ABA	н	X	Н	L	Н	Н	Н	OFF	OFF	ON	ON	OFF	OFF	ON	1
12	н	×	Н	Н	L	L	Н	OFF	ON	OFF	OFF	OFF	ON	ON	8.1
13	н	X	н	Н	L	Н	Н	ON	OFF	OFF	ON	OFF	ON	ON	1
14	Н	×	Н	Н	н	L	Н	OFF	OFF	OFF	ON	ON	ON	ON	1
15	Н	×	Н	Н	Н	Н	Н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	1
ВІ	X	X	X	X	X	X	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	2
RBI	Н	L	L	L	L	L	L	OFF	OFF	OFF	OFF	OFF	OFF	OFF	3
LT	L	×	X	X	×	X	н	ON	ON	ON	ON	ON	ON	ON	4

H = high level (logic 1 in positive logic), L = low level (logic 0 in positive logic), X = irrelevant.


†BI/RBO is wire-AND logic serving as blanking input (BI) and/or ripple-blanking output (RBO) .

- NOTES: 1. The blanking input (BI) must be open or held at a high logic level when output functions 0 through 15 are desired. The ripple-blanking input (RBI) must be open or high if blanking of a decimal zero is not desired.
 - 2. When a low logic level is applied directly to the blanking input (BI), all segment outputs are off regardless of any other input.
 - 3. When the ripple-blanking input (RBI) and inputs A, B, C, and D are at a low logic level with the lamp test input high, all segment outputs are off and the ripple-blanking output (RBO) of the decoder goes to a low level (response condition).
 - 4. When the blanking input/ripple blanking output (BI/RBO) is open or held high and a low is applied to the lamp-test input, all segments are illuminated.






TIL302, TIL302A, TIL303, TIL303A, TIL304, TIL304A NUMERIC DISPLAYS



NOTES: A. R1 and R2 are selected for desired brightness.

B. Grounding of any of these lines will illuminate the associated function.

₩ ... V_{CC} bus



4

Intelligent LED Displays


4-8

SOLID-STATE DISPLAY WITH RED TRANSPARENT PLASTIC ENCAPSULATION

- 7.62-mm (0.300-inch) Character Height
- High Luminous Intensity
- Low Power Requirements
- Wide Viewing Angle
- 5 X 7 Array with X-Y Select and Decimal
- Compatible with USASCII and EBCDIC Codes

mechanical data

This assembly consists of a display chip mounted on a printed circuit board with a red molded plastic body. Multiple displays may be mounted on 11,43-mm (0.450-inch) centers.





absolute maximum	ratings over	operating t	TIC-OPT	tomporatura	range	11Inlace	othorwice no	tadl
absolute maximum	I dullings over	Operating i	1 CC all	temperature	range	Ullioss	O CHICLANISC 110	LCU/

Reverse Voltage at 25°C Free-Air Temperature	M3 3	SILE	OTA LN	ANSPARE	 3 V
Peak Forward Current, Each Diode	1018/	10 (4	m-008,0	7,62-mm (e	 100 mA
Average Forward Current (see Note 1):					
Each Diode					 10 mA
Total		actalise	e supple	anato J. Ro	 200 mA
Operating Free-Air Temperature Range			South in		 0° to 70°C
Storage Temperature Range					 25°C to 85°C

operating characteristics of each diode at 25°C free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Iv	Luminous Intensity (see Note 2)		40	110		μcd
λp	Wavelength at Peak Emission	I _E = 10 mA	atainnen l	660	ACUD SHE	nm
Δ.	Spectral Bandwidth	or Observation Of the Control of the	TO LONG SC	20	austra	nm
٧F	Static Forward Voltage		1.5	1.65	2	V
αVF	Average Temperature Coefficient of Static Forward Voltage	$I_F = 10 \text{ mA},$ $T_A = 0^{\circ} \text{C to } 70^{\circ} \text{C}$		-1.4		mV/°
IR	Static Reverse Current	V _R = 3 V	A RO SELDO	10		μΑ
С	Anode-to-Cathode Capacitance	V _R = 0, f = 1 MHz	STOLENIA	80		pF

NOTES: 1. This average value applies for any 1-ms period.

2. Luminous intensity is measured with a light sensor and filter combination that approximates the CIE (International Commission on Illumination) eye-response curve.

TYPICAL CHARACTERISTICS

RELATIVE LUMINOUS INTENSITY

VS FREE-AIR TEMPERATURE




FIGURE 1

RELATIVE LUMINOUS INTENSITY

VS




FIGURE 2

FORWARD CONDUCTION CHARACTERISTICS




FIGURE 3


TEXAS INSTRUMENTS

SOLID-STATE DISPLAYS WITH INTEGRAL TTL MSI CIRCUIT CHIP FOR USE IN ALL SYSTEMS WHERE THE DATA TO BE DISPLAYED IS THE PULSE COUNT

- 6,9-mm (0,270-Inch) Character Height
 - Easy System Interface
- High Luminous Intensity
- Wide Viewing Angle
- TIL306 and TIL306A
 Have Left Decimal
- Internal TTL MSI Chip and Counter, Latch, Decoder, and Driver
- TIL307 and TIL307A
 Have Right Decimal
- Constant-Current Drive for Light-Emitting Diodes

mechanical data

These assemblies consist of display chips and a TTL MSI chip mounted on a header with either a red molded plastic body for the TIL306 and TIL307 or a red plastic cap for the TIL306A and TIL307A. Multiple displays may be mounted on 11.43-mm (0.450-inch) centers.




PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1982, Texas Instruments Incorporated

TEXAS INSTRUMENTS
POST OFFICE BOX 6555003 - DALLAS, TEXAS 75205



SYNCHRONOUS BCD COUNTER, 4-BIT LATCH, DECODER/DRIVER, SEVEN-SEGMENT LED DISPLAY WITH DECIMAL POINT

description

These internally-driven seven-segment light-emitting-diode (LED) displays contain a BCD counter, a four-bit latch, and a decoder/LED driver in a single 16-pin package. A description of the functions of the inputs and outputs of these

PIN NO.	DESCRIPTION When low, resets and holds counter at 0. Must be high for normal counting.
15	Each positive-going transition will increment the counter provided that the circuit is in the normal counting mode (serial and parallel count enable inputs low, clear input high).
9 less paleofied pr	Must be low for normal counting mode. When high, counter will be inhibited. Logic level must not be changed when the clock is low.
10 and	Must be low for normal counting mode, also must be low to enable maximum count output to go low. When high, counter will be inhibited and maximum count output will be driven high. Logic level must not be changed when the clock is low.
7	Will go low when the counter is at 9 and serial count enable input is low. Will return high when the counter changes to 0 and will remain high during counts 1 through 8. Will remain high (inhibited) as long as serial count enable input is high.
5 evals eromer to	When low, data in latches follow the data in the counter. When high, the data in the latches are held constant, and the counter may be operated independently.
4, 1, 2, 3	The BCD data that drives the decoder can be stored in the 4-bit latch and is available at these outputs for driving other logic and/or processors. The binary weights of the outputs are: $Q_A = 1$, $Q_B = 2$, $Q_C = 4$, $Q_D = 8$.
13	Must be high to display decimal point. The decimal point is not displayed when this input is low or when the display is blanked.
14	When high, will blank (turn off) the entire display and force RBO low. Must be low for normal display. May be pulsed to implement intensity control of the display.
6	When the data in the latches is BCD 0, a low input will blank the entire display and force the RBO low. This input has no effect if the data in the latches is other than 0.
11 098 gD gu 1860 a gD gD	Supplies ripple-blanking information for the ripple-blanking input of the next decade. Provides a low if BI is high, or if RBI is low and the data in the latches is BCD 0; otherwise, this output is high. This pin has a resistive pull-up circuit suitable for performing a wire-AND function with any open-collector output. Whenever this pin is low the entire display will be blanked; therefore, this pin may be used as an active-low blanking input.
	12 15 9 10 7 5 4,1,2,3 13 14

The TTL MSI circuits contain the equivalent of 86 gates on a single chip. Logic inputs and outputs are completely TTL/DTL compatible. The buffered inputs are implemented with relatively large resistors in series with the bases of the input transistors to lower drive-current requirements to one-half of that required for a standard Series 54/74 TTL input. The serial-carry input, actually two internal loads, is rated as one standard series 54/74 load.



TIL306, TIL306A, TIL307, TIL307A NUMERIC DISPLAYS WITH LOGIC

description (continued)

The logic outputs, except RBO, are active pull-up, and the latch outputs Q_A , Q_B , Q_C , and Q_D are each capable of driving three standard Series 54/74 loads at a low logic level or six loads at a high logic level while the maximum-count output is capable of driving five Series 54/74 loads at a low logic level or ten loads at a high logic level. The RBO node with passive pull-up serves as a ripple-blanking output with the capability to drive three Series 54/74 loads.

The LED driver outputs are designed specifically to maintain a relatively constant on-level current of approximately seven milliamperes through each LED segment and decimal point. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design. Maximum clock frequency is typically 18 megahertz and power dissipation is typically 600 milliwatts with all segments on.

The display format is as follows:



The displays may be interconnected to produce an n-digit display with the following features:

- Ripple-blanking input and output for blanking leading or trailing zeroes
- Floating-decimal-point logic capability
- Overriding blanking for suppressing entire display or pulse-modulation of LED brightness
- Dual count-enable inputs for parallel look-ahead and serial ripple logic to build high-speed fully synchronous, multidigit counter systems with no external logic, minimizing total propagation delay from the clock to the last latch output
- · Provision for ripple-count cascading between packages
- Positive-edge-triggered synchronous BCD counter
- Parallel BCD data outputs available to drive logic processors or remote slaved displays simultaneously with data being displayed
- Latch strobe input allows counter to operate while a previous data point is displayed
- Reset-to-zero capability with clear input.

absolute maximum ratings over operating case temperature range (unless otherwise noted)

Supply Voltage, VCC (See Note 1): Continuous			10.		d. i						T.V	10	19		40	OB.	5.5 V
Nonrepetitive Peak, t _W ≤ 100 ms				5.													7 V
Input Voltage (See Note 1)																	5.5 V
Operating Case Temperature Range (See Note 2)															(°C	to 85°C
Storage Temperature Range	17. 1	01.	WO		4.									_	-25	°C	to 85°C
NOTES: 1. Voltage values are with respect to network ground	d ter	min	al.														

Case temperature is the surface temperature of the plastic measured directly over the integrated circuit. Forced-air cooling may be required to maintain this temperature.

recommended operating conditions

	A TOTAL THAT OF A		MIN	NOM	MAX	UNIT
Supply Voltage, V _{CC}			4.75	5	5.25	V
ow if SL is high, or if SEI to tow and the a	Low Logic Level	Q_A, Q_B, Q_C, Q_D, RBO		1	3	1
	Low Logic Level	Maximum Count			5	
Normalized Fan-Out from Each Output, N	white a tiperin o	RBO			3	1
(to Series 54/74 Integrated Circuits)	High Logic Level	Q_A, Q_B, Q_C, Q_D		Title	6	1
	and common to	Maximum Count		THE E	10	
Clark Bules Duration +		High Logic Level	25			
Clock Pulse Duration, tw(clock)	ents on a sing	Low Logic Level	55	ENG H	P. SIE	ns
Clear Pulse Duration, tw(clear)	Chart Street Contact Contact	वाम अना अस्मित्राच्या प्रवास्था विद्या है।	25	1012 41	444	ns
Latch Strobe Pulse Duration, tw(latch strobe)	ATT THE THEORETH SET IN	HOUSE PUREL STREET, ST	45	almina m	al surpris	ns
Setup Time, t _{SU}	State Butto di resitati di	Serial Carry and Parallel Carry	30	111/2/10	Sec. Hill.	
Setup Tille, tsu		Clear Inactive State	60			ns



operating characteristics at 25°C case temperature

VITTON.	PARAMETE	R	TEST CO	NDITIONS	MIN	TYP‡	MAX	UNIT
	Luminous Intensity	Figure 'A	ADITRIBATION	MAND JARTS	700	1200	IR I	μcd
Iv	(See Note 3)	Decimal Point	V _{CC} = 5 V		40	70		μcd
λρ	Wavelength at Peak Emission		V _{CC} = 5 V,	See Note 4	110	660	SW 1	nm
Δλ	Spectral Bandwidth	NAME OF THE PARTY	V _{CC} = 5 V,	See Note 4	- 0	20	9 4 1	nm
VIH	High-Level Input Voltage				2	Jan	DE L	V
VII	Low-Level Input Voltage		T THE TAX			Name of	0.8	V
VIK	Input Clamp Voltage		V _{CC} = 4.75 V,	I _I = -12 mA			-1.5	V
		RBO	V _{CC} = 4.75 V,	I _{OH} = -120 μA				
VOH	High-Level Output Voltage	Q_A, Q_B, Q_C, Q_D	V _{CC} = 4.75 V,	I _{OH} = -240 μA	2.4			V
		Maximum Count	V _{CC} = 4.75 V,	I _{OH} = -400 μA				-
200	Low-Level Output Voltage	Q_A, Q_B, Q_C, Q_D, RBO	V _{CC} = 4.75 V,				Erna (
VOL	(See Note 5)	Maximum Count	V _{CC} = 4.75 V,				0.4	V
l ₁	Input Current at Maximum Inpu	t Voltage	V _{CC} = 5.25 V,	V _I = 5.5 V	a E	July 1	1	mA
		Serial Carry					40	μА
Ιн	High-Level Input Current	RBO Node	V _{CC} = 5.25 V,	V ₁ = 2.4 V	-0.12	-0.5		mA
		Other Inputs				Lati	20	μА
		Serial Carry	Translating Prince				-1.6	P
IIL	Low-Level Input Current	RBO Node	VCC = 5.25 V,	V ₁ = 0.4 V	79	-1.5	-2.4	mA
		Other Inputs	00			ardi.	-0.8	1
- 00	- 03 - 03 - 15 - 4	Q_A, Q_B, Q_C, Q_D		District Hall	-9	1111	-27.5	
los	Short-Circuit Output Current	Maximum Count	V _{CC} = 5.25 V		-15		-55	mA
Icc	Supply Current		V _{CC} = 5.25 V,	See Note 4		120	200	mA

‡All typical values are at V_{CC} = 5 V.

NOTES: 3. Luminous intensity is measured with a light sensor and filter combination that approximates the CIE (International Commission on Illumination) eye-response curve.

- 4. These parameters are measured with all LED segments and the decimal point on.
- 5. This parameter is measured with the display blanked.


switching characteristics, Vcc = 5 V, Tc = 25°C

PARAMETER §	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYP MA	X UNIT
f _{max}				12 18	MHz
tPLH	Serial Look-Ahead	Maximum Count		12	
tPHL	Serial Look-Allead	Waximum Count	$C_L = 15 pF$, $R_L = 560 \Omega$,	23	ns
tPLH	Clock	Maximum Count	See Figure 1	26	
tPHL	CIOCK	Maximum Count		29	ns
tPLH	Clock	0-0-0-0-	C 15-5 B 1210	28	
tPHL	Clock	Q_A, Q_B, Q_C, Q_D	$C_L = 15 \mathrm{pF}, \qquad R_L = 1.2 \mathrm{k}\Omega,$ See Figure 1	38	ns
tPHL	Clear	Q_A, Q_B, Q_C, Q_D	See Figure 1	57	ns

§f_{max} = Maximum clock frequency

tpLH = Propagation delay time, low-to-high-level output

tpHL = Propagation delay time, high-to-low-level output




NOTES: A. C_L includes probe and jig capacitance.


B. All diodes are 1N3064.

LOAD CIRCUIT-FIGURE 1



TYPICAL CHARACTERISTICS






4

Intelligent LED Displays

i shupit-rigaria dalas

- 6.9-mm (0.270-Inch) Character Height
- TIL308 and TIL308A Have Left Decimal
- TIL309 and TIL309A Have Right Decimal mechanical data
- Easy System Interface
- Wide Viewing Angle
- Internal TTL MSI Chip with Latch, Decoder, and Driver
- Constant-Current Drive for Light-Emitting Diodes


These assemblies consist of display chips and a TTL MSI chip mounted on a header with either a red molded plastic body for the TIL308 and TIL309 or a red plastic cap for the TIL308A and TIL309A. Multiple displays may be mounted on 11,43-mm (0.450-inch) centers.



PRODUCTION DATA documents contain information current as of publication date. Products conform to specification's per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1982, Texas Instruments Incorporated



TIL308, TIL308A, TIL309, TIL309A NUMERIC DISPLAYS WITH LOGIC

4-18

TEXAS INSTRUMENTS
POST OFFICE BOX 656303 - DAILAS, TEXAS 75265

description

FUNCTION	PIN NO.	DESCRIPTION
LATCH STROBE INPUT	5 dang sigol with	When low, the data in the latches follow the data on the latch inputs. When high, the data in the latches are held constant and are unaffected by new data on the latch inputs.
LATCH DATA INPUTS A, B, C, D, DP	15, 10, 6, 7, 12	Data on these inputs are entered into the latches under the control of the latch strobe input. The binary weights of the inputs are: $A = 1$, $B = 2$, $C = 4$, $D = 8$. DP is decimal point latch data input.
LATCH OUTPUTS $Q_A, Q_B, Q_C, Q_D, Q_{DP}$	4, 1, 2, 3, 14	The BCD data that drives the decoder is stored in the five latches and is available at these outputs. The binary weights of the outputs are: $Q_A = 1$, $Q_B = 2$, $Q_C = 4$, $Q_D = 8$. Q_{DP} is decimal point latch output.
BLANKING INPUT	11 Yeeri	When low, will blank (turn off) the entire display. Must be high for normal operation of the display.
LED TEST INPUT	13	When low, will turn on the entire display, overriding the data in the latches and the blanking input. Must be high for normal operation of the display.

FUNCTION TABLE

FUNCTION	inn	Enga	LATO	H INP	UTS	magraph vi	BLANKING	LED	16.20	LAT	CH OI	JTPL	JTS	DISF	PLAY
FUNCTION	D	С	В	A	DP	STROBE	INPUT	TEST	QD	QC	QB	QA	QDP	TIL308	TIL309
0	L	L	L	L	L	L L	H	Н	L	L	L	L	L		
1	L	L	L	н	н	enice) a	н	н	L	L	L	н	н	1	1
2	L	L	Н	L	L	L	н	н	L	L	н	L	L	2	2
3 -	L	L	н	н	н	L 10	OOT H WIT	Н	L	L	Н	Н	н	Ε.	∃.
38 o 40 0	L	н	L	L	L	L	н	н	S LIO	н	L	L	L	4	4
5	L	н	L	н	Н	L L	Н	н	L	Н	L	Н	Н	.5	5.
6	L	н	н	L	mile	z nama Lilitina	Asi On the Hallery S	Н	Lit	Н	Н	L	F. F.	5	5
7	L	Н	н	н	н	L	н	н	L	Н	Н	Н	н	.7	7.
8	н	L	L	L	L	L	н	н	н	L	L	L	L	8	8
9 9 9	н	L	L	н	Н	L	н	н	н	L	L	Н	н	.9	9.
A	Н	L	н	0 60	D.	AD L	Н	н	Н	L	Н	L	L	A A	A
MINUS SIGN	н	L	н	н	н	OD Linns	Pige Holes	н	Н	L	Н	Н	Н	arbeini piyat	suhes oil
С	н	Н	L	L	L	L	н	н	н	н	L	L	L	Euro and	E
BLANK	н	Н	L	Н	Н	L	н	Н	н	Н	L	Н	Н	102 0	mir gurse mil' bloH
E	Н	Н	н	L	L	L	н	н	н	н	Н	L	L	E	E
F	Н	Н	н	Н	н	L	н	н	н	Н	Н	Н	н	F	F.
BLANK	×	X	X	×	×	×	L	н	×	×	X	X	×		
LED TEST	x	×	×	×	x	×	×	L	×	×	X	X	x	B	8

H = high level, L = low level, X = irrelevant.

DP input has arbitrarily been shown activated (high) on every other line of the table.



Some of the additional features of these displays are as follows:

- Latched BCD and decimal point logic outputs provided to drive logic processors simultaneously with the displayed data
- Minimum number of inputs required . . . 4-line BCD plus decimal point
- Overriding blanking for suppressing entire display or for pulse-modulation of LED brightness
- LED test input to simultaneously turn on all display segments and decimal point
- Can be operated in a real-time mode or latched-update-only mode by use of the latch strobe input
- Displays numbers 0 thru 9 as well as A, C, E, F, or minus sign
- Can be blanked by entry of BCD 13 or by use of the blanking input
- Decimal point controlled independently with decimal-point latch
- Constant-current-source TTL-LED interface for optimum performance.

The latch outputs except QDP are active pull-up, and each one, except QDP, is capable of driving three standard Series 54/74 loads. The LED driver outputs are designed specifically to maintain a relatively constant on-level current of approximately seven milliamperes through each LED segment and decimal point. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design. Power dissipation is typically 575 milliwatts with all segments on.

absolute maximum ratings over operating case temperature range (unless otherwise noted)

Supply Voltage, VCC (See Note 1): Continuous	5.5 V
Nonrepetitive Peak, t _W ≤ 100 ms	7 V
Input Voltage (See Note 1)	5.5 V
Operating Case Temperature Range (See Note 2)	0°C to 85°C
Storage Temperature Range	–25°C to 85°C

- NOTES: 1. Voltage values are with respect to network ground terminal.
 - Case temperature is the surface temperature of the plastic measured directly over the integrated circuit. Forced-air cooling may be required to maintain this temperature.

recommended operating conditions

			MIN	NOM	MAX	UNI
Supply Voltage, V _{CC}				- 5	5.25	V
	Laurtania Laurt	QDP			1	
Normalized Fan-out from each output, N (to Series 54/74 Integrated Circuits)	Low Logic Level	Q_A, Q_B, Q_C, Q_D	1	1	3	
	High Logic Level	QDP			3	and the same
	High Logic Level	Q_A, Q_B, Q_C, Q_D			6	200
Latch Strobe Pulse Duration, t _W						ns
Setup Time, t _{su}			60		50.70	ns
Hold Time, th			0	H	. 1810	ns

	PARAMETER		TEST CO	ONDITIONS	MIN	TYPT	MAX	UNIT
	1 1 1 2\	Figure 8	SERVITAJSA		700	1200		
lv	Luminous Intensity (See Note 3)	Decimal Point	V _{CC} = 5 V		40	70		μcd
λр	Wavelength at Peak Emission		VCC = 5 V,	See Note 4		660	N. S.	nm
Δλ	Spectral Bandwidth		V _{CC} = 5 V,	See Note 4		20		nm
VIH	High-Level Input Voltage			80	2			V
VIL	Low-Level Input Voltage						0.8	V
VIK	Input Clamp Voltage		V _{CC} = 4.75 V,	$I_1 = -12 \text{ mA}$			-1.5	V
V	VOH High-Level Output Voltage	QDP	V _{CC} = 4.75 V,	I _{OH} = -120 μA	2.4			V
чОН	High-Level Output Voltage	Q_A, Q_B, Q_C, Q_D	V _{CC} = 4.75 V,	I _{OH} = -240 μA	2.4			V
Vai	Low-Level Output Voltage (See Note 5)	QDP	V _{CC} = 4.75 V,	IOL = 1.6 mA			0.4	V
VOL	Low-Level Output Voltage (See Note 5)	Q_A, Q_B, Q_C, Q_D	V _{CC} = 4.75 V,	IOL = 4.8 mA				V
11	Input Current at Maximum Input Voltage	9	V _{CC} = 5.25 V,	V _I = 5.5 V	I. A.		1	mA
ΊΗ	High-Level Input Current		V _{CC} = 5.25 V,	V ₁ = 2.4 V	I. A.		20	μΑ
IIL	Low-Level Input Current		VCC = 5.25 V,	V ₁ = 0.4 V			-0.8	mA
las	Short Circuit Output Current	Q_A, Q_B, Q_C, Q_D	V		-9		-27.5	
los	OS Short-Circuit Output Current	QDP	V _{CC} = 5.25 V		-1		-3.2	mA
Icc	Supply Current		VCC = 5.25 V,	All Inputs at 0 V		115	180	mA

[†]All typical values are at $V_{CC} = 5 \text{ V}$.

NOTES: 3. Luminous intensity is measured with a light sensor and filter combination that approximates the CIE (International Commission on Illumination) eye-response curve.

4. These parameters are measured with all LED segments and the decimal point on.

5. This parameter is measured with the display blanked.


switching characteristics, VCC = 5 V, TC = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	TEST CONDITIONS			MAX	UNIT
tPLH .	A, B, C, D, DP	0. 0- 0- 0- 0	C _L = 15 pF,	$R_L = 1.2 k\Omega$,	5 7 7 7	35		ns
tPHL	A, B, C, D, DI	$Q_A, Q_B, Q_C, Q_D, Q_{DP}$	See Figure 1			40		ns

tpLH = Propagation delay time, low-to-high-level output

t_{PHL} ≡ Propagation delay time, high-to-low-level output

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

B. All diodes are 1N3064.

C. Measurements made with latch strobe input grounded.

LOAD CIRCUIT-FIGURE 1



4

TYPICAL CHARACTERISTICS




FIGURE 2

4




FIGURE 3




SOLID-STATE HEXADECIMAL DISPLAY WITH INTEGRAL TTL CIRCUIT TO ACCEPT, STORE, AND DISPLAY 4-BIT BINARY DATA

- 7,62-mm (0.300-Inch) Character Height
- High Brightness
- Left-and-Right-Hand Decimals
- Separate LED and Logic Power
 Supplies May Be Used
- Wide Viewing Angle
- Internal TTL MSI Chip with Latch, Decoder, and Driver
- Operates from 5-Volt Supply
- Constant-Current Drive for Hexadecimal Characters
- Easy System Interface

mechanical data

These assemblies consist of display chips and a TTL MSI chip mounted on a header with either a red molded plastic body for the TIL311 or a red plastic cap for the TIL311A. Multiple displays may be mounted on 11,43-mm (0.450-inch) centers.



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1982, Texas Instruments Incorporated

TIL311, TIL311A HEXADECIMAL DISPLAY WITH LOGIC


description

This hexadecimal display contains a four-bit latch, decoder, driver, and 4 X 7 light-emitting-diode (LED) character with two externally-driven decimal points in a 14-pin package. A description of the functions of the inputs of this device follows.


FUNCTION	PIN NO.	DESCRIPTION
LATCH STROBE INPUT	5 Supply Ne for Hexa	When low, the data in the latches follow the data on the latch data inputs. When high, the data in the latches will not change. If the display is blanked and then restored while the enable input is high, the previous character will again be displayed.
BLANKING INPUT	8	When high, the display is blanked regardless of the levels of the other inputs. When low, a character is displayed as determined by the data in the latches. The blanking input may be pulsed for intensity modulation.
LATCH DATA INPUTS (A, B, C, D)	3, 2, 13, 12	Data on these inputs are entered into the latches when the enable input is low. The binary weights of these inputs are $A = 1$, $B = 2$, $C = 4$, $D = 8$.
DECIMAL POINT CATHODES	4, 10	These LEDs are not connected to the logic chip. If a decimal point is used, an external resistor or other current-limiting mechanism must be connected in series with it.
LED SUPPLY	1	This connection permits the user to save on regulated V_{CC} current by using a separate LED supply, or it may be externally connected to the logic supply (V_{CC}).
LOGIC SUPPLY (VCC)	14	Separate V _{CC} connection for the logic chip.
COMMON GROUND	7	This is the negative terminal for all logic and LED currents except for the decimal points.

The LED driver outputs are designed to maintain a relatively constant on-level current of approximately five milliamperes through each of the LED's forming the hexadecimal character. This current is virtually independent of the LED supply voltage within the recommended operating conditions. Drive current varies slightly with changes in logic supply voltage resulting in a change in luminous intensity as shown in Figure 2. This change will not be noticeable to the eye. The decimal point anodes are connected to the LED supply; the cathodes are connected to external pins. Since there is no current limiting built into the decimal point circuits, this must be provided externally if the decimal points are used.

The resultant displays for the values of the binary data in the latches are as shown below.







absolute maximum	ratings over	operating case	temperature range	(unless otherwise noted)
------------------	--------------	----------------	-------------------	--------------------------

Logic Supply Voltage, VCC (See Note 1)	7 V
LED Supply Voltage (See Note 1)	7 V
Input Voltage (Pins 2, 3, 5, 8, 12, 13; See Note 1)	5.5 V
Decimal Point Current	O mA
Operating Case Temperature Range (See Note 2)	85°C
Storage Temperature Range	85°C

NOTES: 1. Voltage values are with respect to common ground terminal.

Case temperature is the surface temperature of the plastic measured directly over the integrated circuit. Forced-air cooling may be required to maintain this temperature.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Logic Supply Voltage, VCC	4.5	5	5.5	V
LED Supply Voltage, VLED	4	5	5.5	V
Decimal Point Current, IF(DP)		5		mA
Latch Strobe Pulse Duration, tw				ns
Setup Time, t _{su}	50			ns
Hold Time, th	40			ns

- NOTES: 3. Luminous intensity is measured with a light sensor and filter combination that approximates the CIE (International Commission on Illumination) eye-response curve.
 - 4. This parameter is measured with
- displayed, then again with
 - displayed.

5. These parameters are measured with

displayed.

TYPICAL CHARACTERISTICS





FIGURE 1



RELATIVE LUMINOUS INTENSITY
vs





FIGURE 2

General Information	1	
CCD Image Sensors and Support Functions	2	
Optocouplers (Isolators)	3	ı
Intelligent LED Displays	4	ı
Infrared Emitters and Phototransistors	5	
Quality and Reliability	6	ı
Applications	7	

- Recommended for Application in Character Recognition, Tape and Card Readers, Velocity Indicators, and Encoders
- Unique Package Design Allows for Assembly into Printed Circuit Boards

*mechanical data



*absolute maximum ratings at 25°C case temperature (unless otherwise noted)

Collector-Emitter Voltage																	50 V
Emitter-Collector Voltage																	7 V
Continuous Device Dissipati																	
Operating Case Temperature																	25°C
Storage Temperature Range													-	65°	Ct	0 1	50°C
Soldering Temperature (10	seconds)					-										2	40°C

*electrical characteristics at 25°C case temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYPE	MIN	TYP	MAX	UNIT
V(BR)CEO	Collector-Emitter Breakdown Voltage	$I_C = 100 \mu\text{A}, \ E_e = 0$	ALL	50			V
V(BR)ECO	Emitter-Collector Breakdown Voltage	I _E = 100 μA, E _e = 0	ALL	7		unic.	V
		V _{CE} = 30 V, E _e = 0	ALL	SE	Mar	25	nA
ID	Dark Current	$V_{CE} = 30 \text{ V}, E_{e} = 0,$ $T_{C} = 100^{\circ}\text{C}$	ALL		1		μА
1-10-1	The state of the s	The same of the sa	1N5722	0.5	3711	3	mA
	Lists Committee of the	$V_{CE} = 5 \text{ V}, E_e = 20 \text{ mW/cm}^2,$	1N5723	2		5	
L	Light Current	See Note 2	1N5724	4	HE	8	
			1N5725	7			
VCE(sat)	Collector-Emitter Saturation Voltage	$I_C = 0.4 \text{ mA}, E_e = 20 \text{ mW/cm}^2,$ See Note 2	ALL	info	0.15	coal	V

NOTES: 1. Derate linearly to 125°C at the rate of 0.5 mW/°C.

2. Irradiance (E_e) is the radiant power per unit area incident upon a surface. For this measurement the source is an unfiltered tungsten linear-filament lamp operating at a color temperature of 2870 K.


*JEDEC registered data. This data sheet contains all applicable JEDEC registered data in effect at the time of publication.

TEXAS **INSTRUMENTS** Infrared Emitters

and

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
t _r Rise Time	V _{CC} = 30 V, I _L = 800 μA,	ISSUELIDORN'I W	1.5	2.5		
t _f Fall Time	$R_L = 1 k\Omega$, See Figure 1	V ,amessari	15	25	μs	

*PARAMETER MEASUREMENT INFORMATION




NOTES: a. Input irradiance is supplied by a pulsed xenon bulb source. Incident irradiation is adjusted for IL = 800 μ A.


b. Output waveform is monitored on an oscilloscope with the following characteristics: $t_r \leqslant 25$ ns, $B_{in} \geqslant 1$ M Ω , $C_{in} \leqslant 20$ pF.

*JEDEC registered data

Infrared Emitters and

TYPICAL CHARACTERISTICS










FIGURE 2


FIGURE 3


FIGURE 4





















NOTE 2: Irradiance (Ee) is the radiant power per unit area incident upon a surface. For this measurement the source is an unfiltered tungsten linear-filament lamp operating at a color temperature of 2870 K.

TYPICAL CHARACTERISTICS



TEXAS INSTRUMENTS CUSTOMIZED OPTOELECTRONIC ARRAYS

The 1N5722 through 1N5725 series is available mounted in printed circuit boards for custom-designed array or matrix applications. The array is a complete unit, without the problems associated with small, difficult-to-handle components. These arrays can be designed for punched-card or tape readers, position indicators, pattern and character recognition, shaft encoders, and many other special applications.

Texas Instruments custom-array techniques offer many advantages:

- The arrays are pre-assembled and tested, ready for installation.
- Custom arrays can be manufactured in almost any configuration to allow maximum design flexibility.
- Sensitivity across an entire array will be matched to within 50%.
- GaAs sources can be furnished to give complete solid-state matched sets for specific applications.
- Arrays with components firmly soldered into place on both sides of a printed circuit board are more rugged than individually wired sensing devices.

Specifying optoelectronic arrays is easy; all that is required is a print of the array and the desired specifications.


TI sales engineers will assist in developing specifications for special applications.



DESIGNED TO EMIT NEAR-INFRARED RADIATION WHEN FORWARD BIASED

- **Output Spectrally Compatible with Silicon Sensors**
- **High Power Efficiency**
- **High Power Output**
- Small Size Permits Matrix Assembly Directly into Printed Circuit Boards
- **High Radiant Intensity**
- TIL24HR2* Includes High-Reliability Processing and Lot Acceptance (Refer to TIL24HR2 for Summary of Processing)

mechanical data



absolute maximum ratings

Reverse Voltage at 25°C Case Temperature
Continuous Forward Current at 25°C Case Temperature (See Note 1)
Operating Case Temperature Range
Storage Temperature Range
Soldering Temperature (10 seconds)

*All electrical and mechanical specifications for the TIL24 also apply for TIL24HR2.

NOTE 1: Derate linearly to 125°C case temperature at the rate of 1 mA/°C. For pulsed operation at higher currents, see Figures 8 and 9.



	DARAMETER	TEST CONDITIONS	I Charles	TIL23		n alle	TIL24	a server	an a			
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	MIN XAN	TYP	MAX	MIN	TYP	MAX	UNIT
Po	Radiant Power Output		0.4		The Village	1	15 181	154 10	0.75			mW
λρ	Wavelength at Peak Emission			940		Same San	940	and the	sal o	940		nm
Δλ	Spectral Bandwidth	I _F = 50 mA		50	Jacob J.		50			50		nm
θНΙ	Half-Intensity Beam Angle		C VIDEY	35°	ampan.	83 121	35°	ne un	185 19	35°		
VF	Static Forward Voltage			1.25	1.5	Silve or the	d books	1.5	nu e		1.5	V

TYPICAL CHARACTERISTICS




FIGURE 1

TYPICAL CHARACTERISTICS

RELATIVE PHOTON INTENSITY CHA MUIT CENT SO STITEMET VS S




FIGURE 2

RELATIVE POWER OUTPUT

CASE TEMPERATURE




FIGURE 3

CHANGE IN WAVELENGTH OF PEAK INTENSITY

VS CASE TEMPERATURE




FIGURE 4

RELATIVE POWER OUTPUT

VS





FIGURE 5

NOTE 2: These parameters must be measured using pulse techniques: $t_W = 0.04$ ms, duty cycle $\leq 10\%$. ‡Normalized to output at I_F = 50 mA, T_C = 25°C.



Infrared Emitters and Phototransistors

TYPICAL CHARACTERISTICS







FIGURE 7

NOTE 2: These parameters must be measured using pulse techniques: $t_W = 0.04$ ms, duty cycle $\leq 10\%$.

THERMAL CHARACTERISTICS






FIGURE 9



HIGH-RELIABILITY PROCESSING AND LOT ACCEPTANCE

- This processing applies only to devices ordered under the part number TIL24HR2
- For electrical and mechanical specifications, refer to TIL24 data sheet

This processing and lot acceptance follow the sequence of tests in MIL-S-19500 for JANTX types. This is not to be construed to be a JANTX-qualified part. A detail specification is available upon request through your TI Field Sales Office, local authorized TI distributor, or by writing directly to:

Texas Instruments Incorporated LITERATURE RESPONSE CENTER P.O. Box 809066 Dallas, Texas 75380-9066

5005	TEST	MIL-STD-750 TEST METHOD
100% Processing		Brock: 1800 to
3865		Withartions 60 G
Storage: T _A = 125 °C, t =	24 h	1032
Temperature Cycle: -55°C		1051
Constant Acceleration: 20,0		2006
Power Burn-in: I _F = 50 mA	t = 168 h	1039
Hermetic Seal, Fine		1071 Colla. G of F
Hermetic Seal, Gross		1071 Cond. C or D
External Visual		2071
Product Acceptance Group A: LTPD = 5 External Visual Electrical: T _A = 25 °C		2071 per detail spec
Group B-1: LTPD = 15		
Solderability		2026
Group B-2: LTPD = 10		
Thermal Shock		1051 Cond. B-1
Hermetic Seal, Fine		1071 Cond. G or H
Hermetic Seal, Gross		1071 Cond. C or D
Group B-3: LTPD = 5		
Steady-State Operating Lif	a: t = 340 b	1027
Group B-4:	. t = 040 II	1027
Decap, Internal Visual; Des	ign Verification	2075
1 Device/O Failure	10 0)	2075 2037 Cond. A
Bond Strength LTPD = 20	(C = 0)	2037 Cond. A
Group B-5: Not Applicable		
Group B-6: LTPD = 7		
High-Temperature Life (Not	noperating)	1032

feedin steb & TEST of 1988	MIL-STD-750 TEST METHOD
Group C Tests are run on one lot every six months	upes arb wollot sonero to a fall bing galace
Group C-1: LTPD = 15	at lietge A. trac buildleup XTMAL s sd of heur
Physical Dimensions	2066
Group C-2: LTPD = 10	LITERATURE RESPONSE CENTER
Thermal Shock (Glass Strain)	1056 Cond. A
Hermetic Seal, Fine	1071 Cond. G or H
Hermetic Seal, Gross	1071 Cond. C or D
Moisture Resistance	1021
External Visual	2071
Group C-3: LTPD = 10	
Shock: 1500 G	2016
Vibration: 50 G	2056
Acceleration: 2000 G (X ₁ , Y ₁ , Y ₂ axis)	2006
Group C-4: LTPD = 15	Temperature Cyclo - 69 °C to 126 °C. 10 cyc
Salt Atmosphere	1041
Group C-5: Not Applicable	it be the a same of the all anomaly assess
	Hermotic Seal, Rese
Group C-6: $\lambda = 10$	
Steady-State Operating Life: t = 1000 h	1026



TIL131 THRU TIL133 9-ELEMENT ARRAYS AND 9-CHANNEL PAIR

D1092, SEPTEMBER 1971—REVISED SEPTEMBER 1989

TIL131 . . . 9-ELEMENT GALLIUM ARSENIDE IRED ARRAY

TIL132...9-ELEMENT PHOTOTRANSISTOR ARRAY

TIL133 . . . 9-CHANNEL PAIR


- Center-to-Center Spacing of 2,54 mm (0.100 inch) for Tape Reading
- Reliable Solid-State Components
- IREDs Eliminate Lamp-Filament-Sag Problems
- Spectrally Matched for Improved Performance
- Printed Circuit Board Construction Allows Precise Alignment

description

The TIL131 is an array of nine TIL23 gallium arsenide infrared-emitting diodes mounted in a printed circuit board. The TIL132 is an array of nine selected LS600 phototransistors. The TIL133 is a pair of selected arrays comprising a TIL131 and TIL132 and offering specified channel performance.

mechanical data

The printed circuit board material is glass-base NEMA standard FR-4, class II, 0.6-kg/m² (2-oz/ft²) copper-clad on each side. The approximate weight of the TIL131 and TIL132 is 3.7 grams each.



NOTE: The tolerances shown for these dimensions apply to location of the mounting holes and the active elements only. Tolerance of ± 0,13 mm (0.005 inch) applies for location dimensions of the wire holes.



Infrared Emitters and Phototransistors

_	
	Reverse voltage
	Continuous forward current at (or below) 25°C free-air temperature (see Note 1)
	Operating free-air temperature range
	Storage temperature range –65°C to 150°C
	Soldering temperature (10 seconds) 240°C

NOTE 1: Derate linearly to 125°C free-air temperature at the rate of 1 mW/°C.

TIL131 operating characteristics of each element at 25°C free-air temperature range

TIL131 absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Po	Radiant power output		0.4	1	mW
λρ	Wavelength at peak emission		930	1	nm
Δλ	Spectral bandwidth	I _F = 50 mA	50	LUTE	nm
θнι	Half-intensity beam angle	of nine selected LSB00 phototrans	35°	LUT ar	T
V _F	Static forward voltage	nasio policege private bna SELUT b	1.25	1.5	V

TIL132 absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Collector-emitter voltage	50 V
Emitter-collector voltage	7 V
Continuous device dissipation at (or below) 25°C free-air temperature (see Note 2)	50 mW
Operating free-air temperature range	-65°C to 125°C
Storage temperature range	-65°C to 150°C
Soldering temperature (10 seconds)	240°C

NOTE 2: Derate linearly to 125°C free-air temperature at the rate of 0.5 mW/°C.

TIL132 electrical characteristics at 25°C free-air temperature

individual element characteristics

PARAMETER		TEST CONDITIONS		MIN	TYP	TYP MAX	UNIT	
V _{(BR)CEO}	Collector-emitter breakdown voltage	$I_C = 100 \mu A$,	$E_e = 0$	(30.50) 11	50			V
V _{(BR)ECO}	Emitter-collector breakdown voltage	$I_E = 100 \mu A$,	$E_e = 0$	USFALE	7			V
ID	Dark current	V _{CE} = 30 V,	$E_e = 0$	6503.00	18,8		100	nA
ار	Light current	V _{CE} = 5 V,	$E_e = 20 \text{ mW/cm}^2$	See Note 3	2		12	mA
V _{CE(sat)}	Collector-emitter saturation voltage	$I_{C} = 0.4 \text{ mA},$	$E_e = 20 \text{ mW/cm}^2$	See Note 3		0.15		V

element matching characteristics

	PARAMETER	Prophysical	TEST CONDITIONS	34-3-1100 0	MIN	TYP	MAX	UNIT
I _L min I _L max	Light current matching factor	V _{CE} = 5 V,	$E_e = 20 \text{ mW/cm}^2$,	See Note 3	0.5			

NOTE 3: Irradiance (E_e) is the radiant power per unit area incident upon a surface. For this measurement, the source is an unfiltered tungsten linear-filament lamp operating at a color temperature of 2870 K.



TIL133 absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

TIL133 electrical characteristics at 25°C free-air temperature


Maximum ratings of TIL131 and TIL132 apply.

	PARAMETER	TEST CO	NDITIONS†	MIN	TYP	MAX	UNIT
Ic	Output collector current	I _F = 50 mA,	V _{CE} = 5 V	2.5	4	10	mA
V _{CE(sat)}	Collector-emitter saturation voltage	I _F = 50 mA,	$I_C = 2 \text{ mA}$		0.4	0.7	V

TIL133 switching characteristics at 25°C free-air temperature

PARAMETER		PARAMETER TEST CONDITIONS [†]		MIN TYP	MAX	UNIT
t _r	Rise time	V _{CC} = 5 V,	$I_{C(on)} = 2 \text{ mA},$	1.5		μs
t _f	Fall time	$R_L = 100 \Omega$,	See Figure 1	1.5		μs

[†] These parameters are measured at a lens-to-lens distance of 0.100 inch.




NOTES: A. The input waveform is supplied by a generator with the following characteristics: $Z_{out} = 50 \Omega$, $t_r \le 15$ ns, duty cycle $\approx 1\%$, $t_w = 100 \mu s$.

B. The output waveform is monitored on an oscilloscope with the following characteristics: $t_r \le 12$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF.


FIGURE 1. SWITCHING TIMES





[†] Normalized to output at I_F = 50 mA, T_C = 25°C. NOTE 4: These parameters were measured using pulse techniques: t_w = 0.04 ms, duty cycle \leq 10%.









FIGURE 6

FIGURE 7







TEXAS INSTRUMENTS
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

FIGURE 8

VEICAL CHARACTERISTICS





TIL134 . . . 12-ELEMENT GALLIUM ARSENIDE IRED ARRAY

TIL135 . . . 12-ELEMENT PHOTOTRANSISTOR ARRAY

TIL136 . . . 12-CHANNEL PAIR


- . Center-to-Center Spacing of 6,3 mm (0.250 inch) for Tape Reading
- Reliable Solid-State Components
- · IREDs Eliminate Lamp-Filament-Sag Problems
- Spectrally Matched for Improved Performance
- Printed Circuit Board Construction Allows Precise Alignment

description

The TIL134 is an array of twelve TIL23 gallium arsenide infrared-emitting diodes mounted in a printed circuit board. The TIL135 is an array of twelve selected LS600 phototransistors. The TIL136 is a pair of selected arrays comprising a TIL134 and TIL135 and offering specified channel performance.

mechanical data

The printed circuit board material is glass-base NEMA standard FR-4, class II, 0.6-kg/m² (2-oz/ft²) copper-clad on each side. The approximate weight of the TIL134 and TIL135 is 8.5 grams each.



NOTE: The tolerances shown for these dimensions apply to location of the mounting holes and the active elements only. Tolerance of ±0,13 mm (0.005 inch) applies for location dimensions of the wire holes.

TEXAS INSTRUMENTS
POST OFFICE BOX 655303 * DALLAS, TEXAS 75265

Copyright © 1989, Texas Instruments Incorporated

TIL134 THRU TIL136 12-ELEMENT ARRAYS AND 12-CHANNEL PAIR

TIL134 absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Reverse voltage	2 V
Continuous forward current at (or below) 25°C free-air temperature (see Note 1)	100 mA
Operating free-air temperature range	-65°C to 125°C
Storage temperature range	-65°C to 150°C
Soldering temperature (10 seconds)	240°C

NOTE 1: Derate linearly to 125°C free-air temperature at the rate of 1 mW/°C.

TIL134 operating characteristics of each element at 25°C free-air temperature range

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Po	Radiant power output		0.4		1	mW
λρ	Wavelength at peak emission			0.93	PRODUC	μm
Δλ	Spectral bandwidth	I _F = 50 mA	and the second	500	Dark A	Å
θнι	Half-intensity beam angle	activities 2002 Lactable subsuite imme	na of RP	35°	of the	nd .
V _F	Static forward voltage	to control the Plantan strikeller Knig Silve HT N	SEPE	1.25	1.5	V

TIL135 absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Collector-emitter voltage Emitter-collector voltage	
Continuous device dissipation at (or below) 25°C free-air temperature (see Note 2)	50 mW
Operating free-air temperature range	-65°C to 125°C
Storage temperature range	-65°C to 150°C
Soldering temperature (10 seconds)	240°C

NOTE 2: Derate linearly to 125°C free-air temperature at the rate of 0.5 mW/°C.

TIL135 electrical characteristics at 25°C free-air temperature individual element characteristics

11 (7)	PARAMETER	White Life	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{(BR)CEO}	Collector-emitter breakdown voltage	$I_C = 100 \mu A$	E _e = 0	50			٧
V _{(BR)ECO}	Emitter-collector breakdown voltage	$I_E = 100 \mu A$,	E _e = 0	7	-		V
ID	Dark current	V _{CE} = 30 V,	E _e = 0		POSTON TIL	100	nA
ار	Light current	V _{CE} = 5 V,	E _e = 20 mW/cm ² , See Note 3	2	101.07.44,4	12	mA
V _{CE(sat)}	Collector-emitter saturation voltage	$I_C = 0.4 \text{ mA},$	E _e = 20 mW/cm ² , See Note 3		0.15		٧

element matching characteristics

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _L min I _I max	Light current matching factor	V _{CE} = 5 V,	E _e = 20 mW/cm ² , See Note 3	0.5			

NOTE 3: Irradiance (E_e) is the radiant power per unit area incident upon a surface. For this measurement, the source is an unfiltered tungsten linear-filament lamp operating at a color temperature of 2870 K.



TIL134 THRU TIL136 12-ELEMENT ARRAYS AND 12-CHANNEL PAIR

TIL136 absolute maximum ratings at 25°C free-air temperature (unless otherwise noted)

Maximum ratings of TIL134 and TIL135 apply.

TIL136 electrical characteristics at 25°C free-air temperature


	PARAMETER	TEST CO	NDITIONS†	MIN	TYP	MAX	UNIT
Ic	Output collector current	$I_F = 50 \text{ mA},$	V _{CE} = 5 V	2.5	4	10	mA
V _{CE(sat)}	Collector-emitter saturation voltage	$I_{F} = 50 \text{ mA},$	$I_C = 2 \text{ mA}$		0.4	0.7	V

TIL136 switching characteristics at 25°C free-air temperature

PARAMETER		TEST CO	TEST CONDITIONS†		TYP MAX	MAX	UNIT
tr	Rise time	V _{CC} = 5 V,	$I_{C(on)} = 2 \text{ mA},$		1.5	THE STATE OF	μS
t _f	Fall time	$R_L = 100 \Omega$	See Figure 1		1.5		μS

[†] These parameters are measured at a lens-to-lens distance of 0.100 inch.

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input waveform is supplied by a generator with the following characteristics: Z_{out} = 50 Ω, t_r ≤ 15 ns, duty cycle ≈ 1%, t_w = 100 μs.

B. The output waveform is monitored on an oscilloscope with the following characteristics: t_r ≤ 12 ns, R_{in} ≥ 1 MΩ, C_{in} ≤ 20 pF.

FIGURE 1. SWITCHING TIMES






FIGURE 4

200

100

IF- Forward Current - mA

θ - Angular Displacement FIGURE 5

10°

30°

00

10°

NOTE 4: These parameters were measured using pulse techniques: t_w = 0.04 ms, duty cycle ≤ 10%.




1000

0.2

0 30°

0.2 0.1

10 20






FIGURE 6

FIGURE 7









FIGURE 8












Infrared Emitters and Phototransistors




- Recommended for Application in Character Recognition, Tape and Card Readers, Velocity Indicators,
- Unique Package Design Allows for Assembly into Printed Circuit Boards
- Spectrally and Mechanically Compatible with TIL23 thru TIL25
- Saturation Level Directly Compatible with Most TTL
- TIL604HR2[†] Includes High-Reliability Processing and Lot Acceptance (See TIL604HR2 for Summary of Processing)

mechanical data



[†]All electrical and mechanical specifications for the TIL24 also apply for TIL24HR2.



TIL601 THRU TIL604, LS600, LS602, LS611 THRU LS619 N.P.N PLANAR SILICON PHOTOTRANSISTORS

absolute maximum ratings at 25 °C case temperature (unless otherwise noted)

Collector-emitter voltage	50 V
Emitter-collector voltage	7 V
Continuous device dissipation at (or below	v) 25 °C case temperature (see Note 1) 50 mW
Operating case temperature range	65°C to 125°C
Storage temperature range	65°C to 150°C
Soldering temperature (10 seconds)	240°C

electrical characteristics at 25 °C case temperature (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TYPE	MIN	TYP	MAX	UNIT
V(BR)CEO	Collector-emitter breakdown voltage	$I_C = 100 \mu A, E_e = 0$	All	50	11 1257	INPATIO.	V
V(BR)ECO	Emitter-collector breakdown voltage	$I_E = 100 \mu A, E_e = 0$	All	7	(pma)	HOUNTS.	٧
		V _{CE} = 30 V, E _e = 0	All			25	nA
ID	Dark current	V _{CE} = 30 V, E _e = 0, T _C = 100 °C	All		3	rab lat	μА
			TIL601	0.5		3	40,000
		TIL602	2	(8	5	0.0	
			TIL603	4	10	8	1,0
0,2861 0,036 AD	EN3.Im, D	TIL604	7		17		
	7	LS600	0.8				
			LS602	0.5		4	1
		V 5 00 W 3	LS611	0.5	1	2	
IL .	Light current	$V_{CE} = 5 \text{ V}, E_{e} = 20 \text{ mW/cm}^{2},$ See Note 2	LS612	1	2	3	mA
			LS613	2	3	4	
			LS614	3	4	5	X.
		Aurina Amelia	LS615	4	5	6	
		LS616	5	6	7	13,63	
	per 1010 01 22 0	LS617	6	7	8	Lyladaya	
	(800.0) \$81.0	LS618	7	8	9		
			LS619	8	9		
VCE(sat)	Collector-emitter saturation voltage	$I_C = 0.4 \text{ mA}, E_e = 20 \text{ mW/cm}^2$ See Note 2	All	28.9	0.15		V


NOTES: 1. Derate linearly to 125 °C at the rate of 0.5 mW/°C.

2. Irradiance (E_e) is the radiant power per unit area incident upon a surface. For this measurement, the source is an unfiltered tungsten linear-filament lamp operating at a color temperature of 2870 K.

switching characteristics at 25 °C case temperature

PARAMETER		ETER TEST CONDITIONS		UNIT
t _r	Rise time	$V_{CC} = 30 \text{ V}, I_L = 800 \mu\text{A},$	8	
tf	Fall time	$R_L = 1 k\Omega$, See Figure 1	6	μS





- NOTES: A. Input irradiance is supplied by a pulsed gallium arsenide infrared emitter with rise and fall times of less than 50 ns. Incident irradiation is adjusted for $I_L = 800 \ \mu A$.
 - B. Output waveform is monitored on an oscilloscope with the following characteristics: $t_r \le 25$ ns, $R_{in} \ge 1$ M Ω , $C_{in} \le 20$ pF.

FIGURE 1

TYPICAL APPLICATION DATA




FIGURE 2. LOW-LEVEL DETECTOR AND PREAMPLIFIER





FIGURE 3. OPTICALLY COUPLED AMPLIFIER



5

COLLECTOR CURRENT COLLECTOR-EMITTER VOLTAGE 2.4 2.2 $T_C = 25^{\circ}C$ 2.0 See Note 2 1.8 1.6 C-Collector Current 1.4 $E_e = 40 \text{ mW/cm}^2$ 1.2 $E_e = 60 \text{ mW/cm}^2$ 1.0 0.8


0.6

0.2

0

0.05

0.1





0.15


FIGURE 5

V_{CE}-Collector-Emitter Voltage-V


= 20 mW/cm²


0.2

0.25





COLLECTOR CURRENT






NOTE 2. Irradiance (E_e) is the radiant power unit area incident upon a surface. For this measurement, the source is an unfiltered tungsten linear-filament lamp operating at a color temperature of 2870 K.






COUPLING CHARACTERISTICS OF TIL23 OR TIL24 WITH TIL602




RELATIVE OUTPUT CASE TEMPERATURE OF SOURCE AND SENSOR




NORMALIZED LIGHT CURRENT

ANGULAR DISPLACEMENT



RELATIVE SPECTRAL CHARACTERISTICS




Infrared Emitters and Phototransistors


TYPICAL CHARACTERISTICS

WORMALIZED LIGHT CURRENT

ANGULAR DISPLACEMENT



SOFTENSTON PARTORIS TO TAKE TO THE SOFTENSIS



TEXAS W

- This processing applies only to devices ordered under the part number TIL604HR2
- For electrical and mechanical specifications, refer to TIL604 data sheet

This processing and lot acceptance follow the sequence of tests in MIL-S-19500 for JANTX types. This is not to be construed to be a JANTX-qualified part. A detail specification is available upon request through your TI Field Sales Office, local authorized TI distributor, or by writing directly to:

Texas Instruments Incorporated LITERATURE RESPONSE CENTER P.O. Box 809066 Dallas, Texas 75380-9066

TEST	MIL-STD-750 TEST METHOD
100% Processing	01 = 097.1 (8.0)
Storage: $T_A = 125$ °C, $t = 24$ h	1032
Temperature Cycle: -55°C to 125°C, 10 cycles Constant Acceleration: 20,000 G, Y ₁ axis	1051 2006
High-Temperature Reverse Bias:	toutstutan Austria
$V_{CE} = 30 \text{ V},$ $T_{A} = 125 ^{\circ}\text{C}, t = 48 \text{ h}$	1039
Power Burn-in: PD = 50 mW, t = 168 h	1039
Hermetic Seal, Fine	1071 Cond. G or H
Hermetic Seal, Gross	1071 Cond. C or E
External Visual Product Acceptance Group A: LTPD = 5	2071
External Visual Electrical: T _A = 25 °C Electrical: T _A = 100 °C	2071
Group B-1: LTPD = 15 Solderability	2026
Group B-2: LTPD = 10	
Thermal Shock	1051 Cond. B-1
Hermetic Seal, Fine Hermetic Seal, Gross	1071 Cond. G or F 1071 Cond. C or D
Group B-3: LTPD = 5	
Steady-State Operating Life: t = 340 h	1027

TEST Tearls at the PORT of Automotive Modern Common TEST Tearls at the PORT of Automotive Modern Common Testing	MIL-STD-750 TEST METHOD
Group B-4:	
Decap, Internal Visual; Design Verification	Mill Architect Goldendardin set man
1 Device/O Failure	2075
Bond Strength LTPD = 20 (C = 0)	2037 Cond. A
Group B-5: Not Applicable	A DESCRIPTION DESCRIPTION OF THE PROPERTY OF T
Group B-6: LTPD = 7	830000 xo8
High-Temperature Life (Nonoperating)	308 08 1032
t = 340 h	
(Group C Tests are run on one lot every six months)	
Group C-1: LTPD = 15	1981
Physical Dimensions	2066
Group C-2: LTPD = 10	prisonering a
Thermal Shock (Glass Strain)	1056 Cond. A
Hermetic Seal, Fine	1071 Cond. G or H
Hermetic Seal, Gross	1071 Cond. C or D
Moisture Resistance	1021
External Visual	2071
Group C-3: LTPD = 10	A = 125°C t = 46 h
Shock: 1500 G	2016
Vibration: 50 G	2056
Acceleration: 2000 G (X ₁ , Y ₁ , Y ₂ axis)	2006
Group C-4: LTPD = 15	and the same
Salt Atmosphere	1041
Group C-5: Not Applicable	erral Visual
Group C-6: λ = 10	on Administration
Steady-State Operating Life: t = 1000 h	1026



General Information	1
CCD Image Sensors and Support Functions	2
Optocouplers (Isolators)	3
Intelligent LED Displays	4
Infrared Emitters and Phototransistors	5
Quality and Reliability	6
Applications	7

Contents

Page 6-3 6-9

	Quality/Reliability Program
0	
Quality and	
Quality and Reliability	

Quality and Reliability

QUALITY/RELIABILITY PROGRAM FOR OPTOELECTRONICS AND IMAGE-SENSING COMPONENTS

Texas Instruments has an extensive commitment to produce semiconductor products with the highest quality and reliability performance possible. TI monitors/controls the entire semiconductor process, from the earliest stages of device processing through completion of the final device. These monitored processes, which follow rigid quality standards, are illustrated in Table 1. To further emphasize this quality thrust, TI incorporates quality reviews with many of our major customers. These reviews incorporate comparisons between customer incoming and TI outgoing inspection reports and in many cases have gained the customer confidence required for ship-to-stock implementation. Our continuing goal is to be the Number 1 supplier in the industry, and we have set up our QA program to meet this challenge.

The broad spectrum of industrial/military applications demands that our products operate under adverse conditions and prolonged use. Please refer to Table 2 for our overall testing capability and to Table 3 for specific military standard test capability available at TI.

Extensive facilities are used in our failure analysis laboratory to analyze in-house and field failures of TI devices. Inputs from this lab are instrumental in generating the actions necessary for continuous improvement of our products. Table 4 outlines our Failure Analysis Procedures and our test facilities.

In summary, this chapter includes the following tables:

Table 1	Typical	Standard	Device	Flow

Table 2 Overall Test Capability

Table 3 Military Standard Test Capability
Table 4 Failure Analysis Capability


TEXAS INSTRUMENTS QUALITY POLICY

For every product or service we offer we shall define the requirements that solve the customers' problems, and

WE SHALL CONFORM TO THOSE REQUIREMENTS WITHOUT EXCEPTION.

For every job each Tler performs the performance standard is:

DO IT RIGHT THE FIRST TIME.



TEXAS INSTRUMENTS QUALITY/RELIABILITY PROGRAM FOR OPTOELECTRONICS AND IMAGE-SENSING COMPONENTS

Table 2. Overall Test Capability

			Capability		
andalbne C &A	Test	Conditions			
Acceleration, Sustained			50 to 50,000 G (standard)		
(Centrifuge)					
Bond Strength			0 to 25 grams		
Altitude (Barometric Pressure, Reduced)			150,000 ft simulated altitude		
Electrostatic Susceptibility			MIL-STD-883, Method 3015		
Flammability			800°C to 1100°C		
Moisture Resistance			+2°C to 96°C, 40% RH to 100% RH		
H.A.S.T.			+85°C to +138°C, 40% RH to 100% RH		
Particle Detection					
Acoustical (PIND) Electrical			≥ 1 microgram	yangê e	
The second secon			Intermittency $\geq 1 \mu s$ with 100-mV amplitude		
Pressure Cooker (Autoclave)			0 to 15 psig of steam pressure		
Radiographic Inspection (X-R Film			Resolution to 0.001 inch, 150 kV, 5 mA		
E in teleprie			25 °C to 45 °C, up tp 20% salt solution		
Seal Gross Leak					
Bubble Dye Penetrant Weight Gain			\geq 1 X 10 ⁻⁵ atm cm ³ /s \geq 5 X 10 ⁻⁶ atm cm ³ /s >2 X 10 ⁻⁶ atm cm ³ /s		
Radioactive Tracer Gas			$\geq 1 \times 10^{-10} \text{ atm cm}^3/\text{s}$		
Symbolization (Resistance to Solvents)					
Shock (Mechanical)			To limits of: MIL-STD-202, Method 213 MIL-STD-750		
			MIL-STD-810, Method 516 MIL-STD-883		
Solderability, Meniscograph			MIL-STD-883, Method 2022		
Solderability/Soldering			Up to 280 °C		
Temperature Cycling			-65°C to +200°C		
Terminal Strength (Lead Inter	grity)		Lead Fatigue, Tension, Torque		
Thermal Shock			-65°C to +200°C		
Ultrasonics			0 to 100 psi at 40 kHz or 25 kHz		
Vibration, Fatigue			10 to 100 Hz, 5 to 70 G		
			20 to 2000 Hz, Power Spectral Density 1.	3 G ² /Hz	
Vibration, Variable			5 to 2000 Hz as limited by 1 inch double amplitude and 60 inches/second velocity 0 to 70 G (standard), 70 to 100 G (nonsta	(lecenarioski) Jou	

^{*}Limited fixture availability.

TEXAS INSTRUMENTS QUALITY/RELIABILITY PROGRAM FOR OPTOELECTRONICS AND IMAGE-SENSING COMPONENTS

Table 3. Military Standard Test Capability

TEST CATEGORY	MIL-STD-202	MIL-STD-750	MIL-STD-883
Altitude	All Conditions	All Conditions	All Conditions
Altitude	except G	except G	except G
Bond Strength		Conditions A or B	Conditions A, C, or I
Dew Point	10	All Conditions	All Conditions
Flammability	All Conditions		and the second country of the countr
Immersion	All Conditions	All Conditions	All Conditions
Insulation Resistance	All Conditions	All Conditions	All Conditions
Meniscograph Solderability			All Conditions
Moisture Resistance	All Conditions	All Conditions	All Conditions
Resistance to Solvents (Symbolization)	All Conditions	All Conditions	All Conditions
Salt Atmosphere		All Conditions	All Conditions
Salt Spray	All Conditions	All Conditions	(QVIP) isolawest
Seal Seal	All Conditions	All Conditions	All Conditions
Solderability	All Conditions	All Conditions	All Conditions
Soldering Heat	All Conditions	All Conditions	enitorate i salarmati
Temperature Cycling and the ACS of the ACS o	All Conditions except Method 107, Conditions D & E	All Conditions except Method 1051, Conditions D & E	All Conditions except E
Temperature Storage			Conditions A thru F
Terminal Strength (Lead Integrity)	All Conditions	All Conditions	All Conditions
Axial Lead Tensile Test		All Conditions	Medina Com Can Indian Can
Thermal Shock (Glass Strain)		All Conditions	All Conditions except E & F
Acceleration, Sustained (Centrifuge)	All Conditions	All Conditions	All Conditions Method 2001, except G, H, & J
Particle Impact Noise Detection (PIND)		All Conditions	All Conditions
Forward Instability Shock (FIST)	18.3	All Conditions	South disneys head
Backward Instability	-		SportS farms
Shock (BIST) 344 85 no stat 04 in last 007	10	All Conditions	voltoes?
Shock (Mechanical) †	All Conditions	All Conditions	All Conditions Method 2002, Conditions F and G, may require special fixturing.‡

[†] Also perform mechanical shock per MIL-STD-8108, Method 516.

[‡] Call Physical Test supervisor for available fixtures.

TEXAS INSTRUMENTS QUALITY/RELIABILITY PROGRAM FOR OPTOELECTRONICS AND IMAGE-SENSING COMPONENTS

Table 3. Military Standard Test Capability (Continued)

TEST CATEGORY	MIL-STD-202	MIL-STD-750	MIL-STD-883
Vibration, Fatigue		All Conditions	All Conditions
Vibration, Noise		All Conditions	All Conditions
Vibration, Random [†]	All Conditions		
Vibration, Variable Frequency [†]	All Conditions	All Conditions	All Conditions
X-Ray, Film [‡]	All Conditions	All Conditions	All Conditions

[†] Also perform random vibration and variable frequency vibration per MIL-STD-8108, Method 514.1, procedures I, II, III, IV, V, VI, and VII. Omit paragraph 4.5.1.1, Resonant Search, and paragraph 4.5.1.2, Resonant Dwell.

Table 4. Failure Analysis Capabilities

I. Nondestructive Techniques

- A. Hermeticity evaluation
- B. X-ray interpretation of bonding and die mount
- C. Electrical characterization
 - 1. Breakdown, leakage, and functional tests run at temperature extremes
 - 2. Polaroid documentation of curve traces and/or oscilloscope traces

II. Destructive Techniques

- A. Decapsulation/Delid of devices
- B. Probe and isolation of electrical defects
- C. Layer-by-layer removal of device levels by selective etching
- D. Microsection analysis
 - 1. Sections taken at shallow to 90° angles sample sizes to 1.5 inches
 - 2. Selective staining to delineate diffusions, dielectrics, etc.
 - 3. Thickness measurements by SEM or optical microscopy
- E. Optical microphotography magnifications to 5000X
- F. Infrared microscopy transmission and reflection
- G. Nanometrics
- H. Planar plasma etching
- I. Scanning electron microscopy SEM
 - 1. Routine magnification to 50,000X
 - 2. 50-Å resolution
 - 3. Back-scattered electron detector
 - 4. Military product lot acceptance of metallization
 - 5. Voltage contrast
 - 6. Specimen current amplifier
- J. Electron microprobe
 - 1. Chemical detection of elements with atomic number greater than 11
 - 2. Typical 4- to 5-μm beam penetration
 - 3. Spot size typically 1000 to 2000 Å
- K. Auger spectroscope
- L. Ion microprobe mass analysis
- M. Gas and/or plastic composition analysis



[‡] Radiographic inspection is performed in accordance with many government and customer specifications. Before any new radiographic specification is accepted or deemed acceptable for use as a test standard within the Semiconductor Group, it must be approved by Environmental Test Services.

Table 3, Williamy Standard Test Capability (Continued)

TAtes perform random vibration and variable frequency vibration, per NH, STD 8100, Method 614.1, procedures It R. III. IV. VI. and

Findiographic inspection is parformed in accordance with many government and outcome: specifications. Before any new radiographic specification is accepted or deemed acceptable for one as a test standard within the Semicondulator Group, it must be approved by

Yabia A. Fallure Analysis Capabilities

I. Noncestructive Techniques

- A. Hermeticity evaluation
- S. X ray interpretation of bonding and dia mount
 - Flactical characterization
- 1. Breakdown, leakage, and functional tests run at temperature extremes
 - 2. Polaroid documentation of curve traces and/or pacifloscope traces

R. Decreactive Techniques

- A. Decapsulation/Delid of devices.
- 8. Prope and isolation of electrical defects
- C. Layer by layer removal of device levels by aslective exching
 - D. Microsection analysis
- 1. Sections taken at shallow to 80° engies sample sizes to 1.5 inche
 - This bear managed and the COM or certain microscopy
 - de annual annual an inner he entreintaintemen estational
 - males after tree animales const.
 - S. Wanamerski S
 - H. Planar plasma etching
 - 1. Scanning electron microscopy SEM
 - 1. Routine magnification to 50,000
 - 2. 50-A resolutio
 - 3. Back-sosttered electron detecto
 - A. Military product tot acceptance of matalization
 - 5. Veltage contras
 - 6. Specimen current amplifier

L Staction micrographe

- If could satisfy region a property datas appropriate to animatal tenional Co
 - 2. Typical 4- to 5-um beam penetration
 - A comment of the same and a comment of
 - X. Auger apactroscope
 - L. Ion microprobe mass analysis
 - M. Gas andrer plastle composition briefysis



Quality and Reliability

OPTOCOUPLER RELIABILITY DATA

INTRODUCTION

Texas Instruments designs and builds quality and reliability into all the products it offers to the electronic marketplace. The quality control organization is uniquely responsible for coordinating the total effort and for providing direct action necessary to insure that quality and reliability objectives are met.

The reliability data shown in this report is indicative of the extensive testing performed by Texas Instruments on all components to assure continued leadership in quality and reliability. Included in this report is a summary of 1987 through June 1989 reliability testing on the 4N22 and 4N47, parent devices for the JAN, JANTX, and JANTXV metal can optocoupler products, and typifies results of product built to the standard device product flow.

OPERATING LIFE TEST

Data was summarized from monthly and semi-annual Group B and Group C quality conformance inspections according to MIL-S-19500/486A (4N22) and MIL-S-19500/548 (4N47) plus additional testing deemed necessary by TI Quality Assurance to guarantee process integrity. Life testing was performed under the following conditions:

TA = 25 °C

IF = 20 mA

VCE = 10 V

 $P_D = 275 \text{ mW}$

Test duration varied from 340 hours to 1000 hours to allow data accumulation on 8545 devices exercised for a total of 4,074,160 device hours. No critical failures were observed.

In addition, 4801 device type 4N24 optocouplers have been placed on continuous life test at the above referenced conditions for long-term monitoring of performance characteristics. These devices are read and recorded at 1000 hour intervals, and have accumulated 14,735,100 device hours with no critical failures. This data also applies to JAN, JANTX, and JANTXV products.

STORAGE LIFE TESTS

Devices were stored in ovens at 125 °C for 340 or 1000 hours (depending on requirement). Readings of all parameters included in the device specifications were made with zero failures in the sample of 4372 devices for a total of 1,822,560 device hours.

ENVIRONMENTAL TESTS

The tests listed in Table 1 were performed on samples of the product with the catastrophic or degradation failures as shown. The test conditions shown represent requirements imposed on the product by our customers and do not necessarily represent maximum capability of the component. Inquiries concerning response to the specific requirements should be addressed to your TI sales representitive.



Table 1. Environmental Test Results

MIL-STD-750 TEST METHOD	MONTOUGORTMI TEST	QUANTITY TESTED	FAILURES
1016	High Temperature Isolation Voltage, VIO = 150 V, TA = 125 °C, TD = 24 hr.	1493	0
1051	Temperature Cycling, -65°C to +125°C, 15 minutes at extremes (25 cycles)	1304	1 ni nwoda
1056	100 0 10 0 0, 0 0,0100	leaders! hear on the	
1021	Moisture Resistance	ets, and typi	photo role
2016	Mechanical Shock, 1500 G, 0.5 ms, X ₁ , Y ₁ , Y ₂	1786	1
2050	30 d minimidin	a bee yidmon	1
2066	Constant Acceleration,	BA (4N22) se rentes proces	

STORAGE LIFE TESTS

o C for day or Tuby hours (depart peoffications were made with zoto I wa.

ENVIRONMENTAL, TESTS

ability of the component, inquiries concerning response to

Texas Instruments

General Information	1
CCD Image Sensors and Support Functions	2
Optocouplers (Isolators)	3
Intelligent LED Displays	4
Infrared Emitters and Phototransistors	5
Quality and Reliability	6
Applications	7

Applications

7-2

APPLICATIONS SUMMARY

	Pag
Multiplexing Displays	7-5
A common requirement is to display numbers, letters, and special symbols. Described are circuits to interface with 7-segment and 5×7 dot-matrix displays.	
TIL311 Hexadecimal LED Display	7-1
The display of register information on computer control panels is an ideal application for the TIL311. A TIL311 display with on-board electronics is illustrated.	
Counting Circuits Using TIL306 and TIL308 LEDs	7-13
Complex counting and display circuit designs are described in simple terms. Several typical circuits are explained.	
Optocouplers in Circuits	7-19
A review of the characteristics of optocouplers also provides descriptions and illustrations of how they are used in typical circuit applications.	
Interfacing Using Optocouplers	7-2!
Worst-case design techniques are used for choosing component values for the interface circuitry between optocouplers and standard TTL logic gates.	
CCD Output Signal Processing	7-33
A variety of methods are presented for converting CCD output signals into analog or digital video data.	
Linear CCD Operation at 10 MHz	7-49
The operating of the CCD linear image sensor and the digitization of the output signal at 10 MHz is discussed.	
Operating Instruction Set for Linear CCD Image Sensor	7-5
Described is the instruction set for operating the CCD linear image sensors (TC102, TC103, TC104, and TC106-1) on a board (PC401 or PC402), and in an evaluation kit (TCK102, TCK103, TCK104 or TCK106-1.	
A Simple Method of Conditioning the Output of a CCD Imager to a Digital System	7-6
This is a description of a simple method of converting the output of a CCD imager into a binary waveform in which one logic level represents "black" and the other "white" for bar-code or optical character reading applications.	
TC103-ISM and Interfacing Circuit	7-6
The scanner module, interfacing circuit, and I/O ports are discussed. Applications include facsimile scanner, optical recognition, and PC scanner.	

Applications	
5	
0	

MULTIPLEXING DISPLAYS

seven-segment displays

To display numbers and symbols an array of display elements is required. Two common configurations are shown in Figure 1. Figure 1a shows the seven-segment display that can be used to display the decimal numerals and some alphabetical characters by turning on appropriate segment patterns. Figure 1b shows a 5 \times 7 dot matrix that can be used to display any alphanumeric symbol by turning on the appropriate dot pattern. The pattern required for each





Figure 1. Display Matrices

number, character, or symbol to be displayed must be stored in a read-only memory or a display decoder in order to properly display a desired character. The interface to a seven-segment display is the BCD-to-seven-segment decoder driver like the SN7446 shown in Figure 2a. The input to the decoder is the BCD code for the number to be displayed. The RBI and BI signals can be taken low to turn off all segments, regardless of the input code. When BI is high, the LT (amp test) input can be brought low to turn on all segments to perform a lamp test operation. The BI/RBO can serve as an output for ripple blanking to other decoders. When RBI is brought low, RBO as an output will go low for rippling a blanking signal to other display decoders. The segment drivers A through H are connected to the LED's of the display to control which LED's are turned on.

The entire circuit and display is available as a single device, the TIL306, shown in Figure 2b. This device has the 4-bit BCD code input, a decimal point input, and depends on a non-BCD code to provide blanking. Devices also exist that include a register as well as a decoder/driver and display in the same unit. The TIL308 shown in Figure 2c is one of those. It stores the four BCD inputs in a quadruple S-R flipflop whose outputs are available from the device. There is a latch strobe input that, when low, stores the BCD code in the 4-bit register. There is a blanking input, BI, that, when low turns off all segments, and an LED test input that, when low, turns on all segments. If the LED test and the BI inputs are both high, the display shows the number whose code is latched in the device data register. Such a register simplifies the I/O requirements of the microcomputer since it can be treated as a complete storage location. It may be connected to either the data bus or any special system I/O bus.

The interface to a 5 \times 7 or other dot matrix is handled in much the same way as the seven-segment device. The simplest device of this type is the TIL311, which displays hexadecimal characters using LEDs arranged on a 4 \times 7 dot matrix pattern as shown in Figure 3a. It includes a 4-bit data register with a latch strobe input that causes the 4-bit input data to be entered while the strobe is low. As long as the strobe stays high, the information displayed and stored will not change. Thus, one could treat the strobe as a rising-edge latch signal. The overall structure of the TIL311 is shown in Figure 3. There is a blanking input that, when high, causes the display to be blanked. There is a left and right decimal point input available.

The control of a 5 \times 7 dot matrix display device like the TIL305 requires a ROM or EPROM in which the display pattern for each character to be displayed is stored. The basic circuit structure is shown in Figure 4 for an individual interface to a TIL305. The TTL signals from the seven input lines (ASCII code inputs) are connected to the inputs I1 through I7. The current-drive capability is provided by SN75491 drivers acting as sink drivers from the output lines 01 through 07 and as source drivers for the column lines on the TIL305. At the time a column line is driven with current, the column select code CA through CE must simultaneously be applied to the column select lines of the EPROM. The EPROM outputs the seven row signals for a



A BIT INPUT CODE


4 BIT OUTPUT

C. TIL308

Figure 2. Seven-Segment Displays







a. MATRIX 4 x 7 PATTERN.




Figure 3. 4 X 7 Matrix

selected character for a selected column. Thus, the circuitry must scan through the columns at an appropriate rate by using either a ring counter or a counter-decoder combination.

In the example of Figure 4, an SN75496 5-bit ring counter is set up so that only one bit position will have a 1 at any given time. This is achieved with the wired-NAND control (SN7416) on the serial input. For example, if all outputs A through E (all bits) in the register are O, the serial input line will be at the 1 level, and a 1 will be shifted into the first bit position. This 1 (in the A position) causes the serial input line to go low (to a 0), which will be shifted in to fill the lower bits with zeroes. The original 1 will propagate through to E with each rising edge of the clock. When the 1 is at E, a 1 will again be generated at the serial input to insert a new 1 into A when the 1 is shifted out of E. Thus, there is only one 1 in the shift register at any time. Only one column of the EPROM is addressed at any time, and only one column of LED drivers is turned on at any time. Also in the example of Figure 4, the unijunction oscillator is set to provide a clock pulse sequence at a frequency of about 1,000 pulses per second. A new column is selected and turned on for about a millisecond, and a column is on 20 percent of the time.

The circuit of Figure 4 provides only a single-character display position. If a multiple-position character display is required, it is not reasonable to provide a separate EPROM for each display unit. In other words, it is not feasible to repeat the circuit of Figure 4 for each character in the multiple position display. A circuit that shares the EPROM

resource must be used. This means that the display must provide a RAM for storage of the character codes to be displayed and a sequence controller that will sequence through the codes stored in RAM while the different TIL305s are activated. The basic structure is shown in Figure 5 for a 16-character display.

There must be 16-location RAM, and each location must store a 6-bit ASCII code. There must be a modulo-16 counter that determines which RAM code and character position is to be used at any given time. The TIL305 that is activated is selected by the output of a 4-to-16 decoder. The decoder turns on one group of the SN75493 sink drivers for the selected character position. The sink drivers for all other character positions are turned off, and the associated TIL305s for those positions remain off. The modulo-16 counter is incremented by the trailing edge of output E from the central 5-bit ring counter, since that marks the beginning of the new column 1 display. There must be a provision for writing into the RAM from the processor and a write control signal, W, that will switch the RAM address from the modulo-16 counter to the processor address lines. The SN74LS245 for each bit provides the switching required. This connection allows the information being displayed to be controlled by processor memory write or output operations. The overall structure of Figure 5 is somewhat complicated, but it can be cost effective in both power dissipation and parts costs. A similar approach can be used for time multiplexing of 7-segment displays to save power consumption.





Figure 4. 5 X 7 Matrix

✓ anoiteoilqqA



diode (LED) display in a single 14-pin dual in-line package.

It accepts parallel 8-4-2-1 data on four input lines and displays the corresponding decimal or hexadecimal character on a 4-by-7 dot matrix. Figure 1 illustrates the hexadecimal character representation for the decimal numbers 0 through 15. The logic levels are designed to be




FIGURE 1. TIL311 Hexadecimal Character Configuration

TTL compatible: a high level is $2\,V$ to $5\,V,\,a$ low level is $0\,V$ to $0.8\,V,\,$

The block diagram in Figure 2 shows the major sections of the TIL311; latches, decoder, current driver, and LED display. The inputs are DATA, LATCH STROBE, BLANKING, and DP. DATA is parallel 8-4-2-1 coded data. When LATCH STROBE is low, the data in the latches follow the data inputs. When LATCH STROBE goes high, the data on the input lines at strobe time is stored in the latches.

The 4-bit code is decoded and the required diodes are turned on via the constant-current drivers to display the proper character.

The LED display contains two decimal points: one to the left and one to the right of the character. A low input to one of the DP inputs will turn that decimal point on.

BLANKING must be low to display the character. When BLANKING goes high, the character is turned off regardless of the inputs. The BLANKING input does not change the data stored in the latches. BLANKING may be pulsed to intensity-modulate the display. The apparent brightness of the display is proportional to the duty cycle of the modulating signal, assuming a frequency high enough to avoid visible flicker. For example, at 1 kHz, a 50% duty




FIGURE 2. TIL311 Hexadecimal Display Block Diagram




FIGURE 3. TIL311 Used As Counter Display



FIGURE 4. Discrete Light Display for a 16-Bit Register

cycle would cause an apparent brightness of 50% of the steady-state brightness.

Figure 3 illustrates the use of the TIL311 as a decimal display. The JK flip-flops are connected as a count-by-ten counter and represent one decade position in a multi-decade counter. The four Q outputs of the four flip-flops furnish the data inputs to the TIL311. Normally LATCH STROBE will be held high so that the display does not follow the counting. When counting is complete for a given time base, LATCH STROBE is pulsed with a negative-going pulse. The new data is then transferred from the decade counter into the latches and displayed.

Another application for the TIL311 is to display register information on computer control panels and service panels. Figure 4 illustrates the use of discrete lights to display the contents of a 16-bit register. The length of the display can easily lead to errors in interpretation of the

data. Figure 5 illustrates the use of the TIL311 to display the same data in the same 16-bit register. The 16 register positions are divided into four 4-bit groups. The four bits in each group provide the inputs to each of four TIL311 displays. The resulting four hexadecimal character display provides a more concise interpretation of the register data.




FIGURE 5. Hexadecimal Display for a 16-Bit Register

COUNTING CIRCUITS USING TIL306 AND TIL308 LEDs

Digital instruments have experienced a constant evolution since 1960. Counters that once occupied several inches of rack space in a 19-inch rack have been replaced by units the size of a text book with performance characteristics surpassing the older models. A major contribution to these changes is the continued advances in solid-state devices: integrated circuits have replaced the tubes and transistors and light-emitting diodes (LEDs) have replaced the incandescent displays.

Texas Instruments has introduced a new product that simplifies further the design of systems utilizing counters or digital read-outs. By combining an IC chip to perform the logic function and an LED display in a single 16-pin dual

in-line package, Texas Instruments has provided the designer a device that reduces the complexity of his system without reducing flexibility of design. Two of these devices are the TIL306 and TIL308. The TIL306 and TIL308 have decimal points to the left side of the character. The TIL307 and TIL309 have decimal points to the right side of the character, but are otherwise identical to the TIL306 and TIL308, respectively. They can be combined to count, store, and display data in multiple decade positions.

CIRCUIT DESCRIPTION

The TIL306, as shown in Figure 1, consists of four major sections: counter, latches, decoder/driver, and LED display.




FIGURE 1. Functional Block Diagram of TIL306

7

The counter is connected as a synchronous counter. This configuration takes advantage of the minimal propogation delay to give maximum speed capability. Inputs to the counter are CLEAR, CLOCK, SERIAL CARRY, and PARALLEL CARRY. The counter and its inputs generate an output, MAX COUNT. Additional connections are LATCH STROBE, BLANKING, RIPPLE BLANKING, RBO, DECIMAL POINT and LOGIC OUTPUTS. All inputs and outputs are designed to be TTL compatible. A high level is a minimum of 2 V and a low level is a maximum of 0.8 V. A low input to CLEAR will reset the counter to zero independently of any other input. As long as the input remains low the counter remains at zero. A high is required to allow the counter to count.

The CLOCK input is the signal to be counted. With an input the counter will advance from 0 to 9. At a count of 9 the counter automatically resets to 0 with the next pulse. The counter changes state on the positive-going edge of the clock pulse. The clock pulse to the counter is controlled by SERIAL CARRY and PARALLEL CARRY.

The MAX COUNT output goes low when the counter reaches a count of 9, and then goes high when the counter progresses to 0 on the next clock input. This output can be connected to the CLOCK input of the next decade position for asynchronous operation or to the SERIAL CARRY

input of the next decade position for synchronous operation.

A high on SERIAL CARRY inhibits the counter and forces MAX COUNT to go high regardless of the state of the counter stages. When SERIAL CARRY and PARALLEL CARRY go low, the CLOCK is enabled to the counter stages and the MAX COUNT gate is allowed to sense the status of the counter. The logic level of SERIAL CARRY must not be allowed to change while CLOCK is low or erroneous counts may result.

PARALLEL CARRY permits look ahead carry inputs from lower order decade positions. A high input inhibits the clock to the counter stages. When PARALLEL CARRY and SERIAL CARRY go low the clock to the counter stages is enabled. The logic level of PARALLEL CARRY must not be allowed to change while CLOCK is low or erroneous counts may result.

LATCH STROBE transfers the data in the counter stages to the latch storage to be displayed. With LATCH STROBE low, the latch flip-flops follow the states of the counter flip-flops. When LATCH STROBE goes high, the counter data is stored in the latch flip-flops. The counter can continue to count while the previous information is stored in the latches.

The DECIMAL POINT input controls the display of the decimal point. A high is required to turn on the LED decimal point display.




FIGURE 2. Functional Block Diagram of TIL308

7

A high on BLANKING inhibits the driver and gates and blanks the LED display. For normal operation, the BLANKING input must be low.

A low on RIPPLE BLANKING blanks the display if the latch flip-flops contain a count of zero. This combination also forces the RBO NODE to go low. By connecting the RBO NODE of one decade position to the RIPPLE BLANKING input of the next decade position, zero suppression can be achieved. This is discussed in detail in a later portion of this report, Counter Circuit Description. The RBO NODE has a resistor pullup, which allows this output to be used as an input. A low level applied to RBO will blank the LED display independently of other input.

The TIL308 looks physically identical to the TIL306. However, the TIL306 contains a counter section: the TIL308 does not. The TIL308 accepts 8-4-2-1 BCD code from external sources, stores it in latches, and displays the stored character by means of an LED display. As shown in Figure 2, the TIL308 consists of the three major sections: latch, decoder/driver, and LED display.

The inputs and outputs, designed to be TTL compatible, consist of DATA INPUTS, DATA OUTPUTS, LATCH STROBE, BLANKING, and LED TEST.

The BCD data and decimal point on the DATA INPUT lines are transferred into the latch flip-flops when LATCH STROBE is low. The BCD data and decimal point data stored in the latches are available at DATA OUTPUT. With LATCH STROBE high the DATA INPUT lines can change without effecting the data stored in the latches.

BLANKING must be high to display the data stored in the latches. When BLANKING goes low, the decoder drivers are inhibited and LED display is turned off. The data stored in the latches are not effected by BLANKING.

LED TEST can be used to test the LED display. A low to LED TEST will override all other signals and turn all of the LEDs on. LED TEST does not change the status of the latches.

With the basic operation of the circuits outlined, two typical interconnection methods are shown in Figure 3 and 4. Figure 3 shows the TIL306 connected in the synchronous mode. Figure 4 shows the TIL306 in the asynchronous mode the asynchronous mode will be used in the following example of a counter.




FIGURE 3. TIL306 Interconnections for Synchronous-Count Mode and High-Order-Zero Suppression.




FIGURE 4. TIL306 Interconnections for Asynchronous-Counting Mode and Low-Order-Zero Suppression.

COUNTER CIRCUIT DESCRIPTION

The counter is a major constituent in digital instruments. Digital voltmeters, frequency counters, event counters, and period counters all have a circuit in common, very much like the one shown in Figure 4.

The circuit to be discussed in detail in this report incorporates both the TIL306 and the TIL308. One of the limiting factors of the TIL306 is that the counter typically does not count faster than 18 MHz. Combining the TIL306 with a TIL308 and feeding the TIL308 from a high-spec counter expands the system to a much higher frequency. Figure 5 shows a BCD counter capable of working at 100 MHz. The circuit consists of two SN74S112 Schottky




FIGURE 5. 100 MHz Decade Counter Using Texas Intruments Schottky TTL Logic and A TIL 308 Display.

TTL circuits and one SN74S11 Schottky TTL circuit. This configuration results in an asynchronous BCD counter capable of dividing a 100-MHz signal down to 10 MHz. The speed is a result of Texas Instruments Schottky TTL devices that allow flip-flops to toggle in excess of 100 MHz. The Q outputs of the four flip-flops are fed into one TIL308, resulting in a decade with readout. The following decade position consists of a TIL306, which is capable of handling the 10 MHz rate. This circuit can be expanded even further by preceeding the Schottky counter stage with an ECL counter stage. ECL IC flip-flops with a 400-MHz toggle rate and discrete built ECL flip-flops with a toggle rate of 800 MHz are possible. Figure 6 shows a block diagram of a stage which is capable of counting up to 800 MHz. Since ECL levels do not coincide with TTL levels, an ECL-TTL converter is necessary. The output of the converter will drive the TIL308 without any interference caused by switching speed problems.




FIGURE 6. 800-MHz Decade Counter Using ECL Logic and A TIL308 Display.

TIL306 devices shows a big empty surface in the middle of the board and considerably fewer interconnects to the display. The cost savings resulting from using such a counter are quite obvious.

Figure 9 is a photo of a 100-MHz counter using seven TIL306 devices and two TIL308 devices. A compact assembly technique reduced the total size.




FIGURE 7. Nine-Digit Counter




FIGURE 8. Two Counters with Identical Performance. Counter (A) Uses TIL 306 Devices; Counter (B) Does not. Note how many less Components are Needed in the Counter Using TIL 306 Devices.

Figure 7 is a block diagram representation of a nine-digit readout, consisting of an ECL decade counter with a TIL308 display and a Schottky TTL decade counter with a TIL308 display, as just described, and seven TIL306 devices. Part count is minimal, and the complexity of the PC Board is minimized.

Figure 8 is a photo of two counters with identical performance illustrating the difference in component count between a conventional counter consisting of SN7490, SN7475, and SN7447 TTL integrated circuits, resistors, with a display using TIL302 devices, and a counter using TIL306 devices. Both counters are specified to operate up to 15 MHz using a six-digit readout. The counter using




FIGURE 9. A Portable 100-MHz Counter Using Seven TIL 306 Devices.

7

Figure 10 shows all of the basic circuit boards and components used in the counter shown in Figure 9 and shown schematically in Figure 12. The upper board is timebase. The center board is control. The bottom board is counter and display.




FIGURE 10. The Three Basic Circuit Boards of the Portable Counter.

in Figure 5 and seven TIL306 devices. This counter is capable of measuring frequencies up to 100 MHz and time with 10-nanosecond resolution. Again minimum part count and simplicity have been the major objectives. The unit is universal and the counter can be expanded into other functions by adding circuits to the basic building block.




FIGURE 11. The Three Basic Circuit Boards Fastened Together into A Compact, High-Density Unit




FIGURE 12. Schematic of A Frequency and Time Counter

Figure 11 shows the assembly technique for high density component packing. The total size is 1.2 inches high, 1.2 inches deep and 4.25 inches wide. This counter can be incorporated in a lightweight and portable instrument. Total power dissipation is 9 watts.

Figure 12 shows a complete schematic of a frequency and time counter incorporating the 100-MHz stage shown

The counter has three main functional sections: timebase, control, and counter.

The top part of Figure 12 is the time base. A 10-MHz oscillator is formed using two SN74H04 TTL high-speed inverters. The output is coupled through a third inverter to

isolate the oscillator from the rest of the circuit. Capacitor C1 is a coarse adjust and capacitor C2 is a fine adjust. C2 should be a piston capacitor to allow finer resolution during adjustment. For more accurate requirements, a separate oscillator in a temperature-controlled oven with AGC circuitry can replace this circuit. The output of the oscillator is fed into a divider chain consisting of eight SN7490 decade dividers. Timing signals from 10 MHz to 0.1 Hz are generated and switch selectable as the time base. In the middle of the schematic in Figure 10 is the control circuit. The purpose of the control circuit is to gate the counter, and to generate latch strobe, and reset signals.

The input of F/F1 is the time base signal in the frequency measuring mode or the unknown time period in the time measuring mode.

With all circuits reset, the Q output of F/F2 holds a high level at the JK inputs of F/F1. With a pulse coming into the F/F1, Q of F/F1 changes from 0 to 1 on the negative-going edge. This 1 is applied to the first stage of the counter, allowing it to count. F/F2 does not change state since it changes only on a negative-going edge. With the next pulse to the clock input of F/F1, F/F1 changes state on the negative-going edge, changing the Q output from logical 1 to logical zero. This negative-going transition sets F/F2 and at the same time stops the counter from counting. With F/F2 set, Q of F/F2 is a 0. A 0 at the JK inputs of F/F1 inhibits change with any additional pulses coming into its clock input. The Q output of F/F2 is connected to the input of a monostable multivibrator, 1/2 SN74123. This multivibrator generates a short positive-going pulse at the Q output. The pulse width is determined by the RC combination R6C5 and is set in this application to 150 nanoseconds. The output signal is inverted and applied to the Latch Strobe inputs of the TIL306 and TIL308 devices. This pulse transfers the data from the counters into the latches to be displayed.

The Q of F/F2 is connected to the JK inputs of F/F1 and also through a resistor to transistor T1. During counting operation $\overline{Q}2$ is high, turning T1 on and preventing C4 from charging. At the end of the count cycle, the Q2 is low, turning T1 off. The capacitor C4 begins charging through resistors R4 and R5. R4 is adjustable and allows a variation in the display time. R5 prevents the charging current and the current through T1 from exceeding 1 mA when R4 is turned to zero. Once the charge across C4 reaches the firing potential of the unijunction, T2, the unijunction generates a positive pulse at Base 2, which is coupled into the monostable multivibrator, SN74123. The positive pulse determined by R7C6, 150 nanoseconds wide, is inverted by an inverter, 1/6 of SN74H04, and applied to the reset input of the TIL306 devices, the four F/Fs of the first counter stage, and the two F/Fs in the control section. With F/F1 and F/F2 reset the JK inputs are reset to a high level by F/F2 and the circuit is again ready to handle the incoming signal.

The bottom part of the schematic in Figure 10 shows the counter section. The first stage is made up of two SN74S112, one SN74S11, and one TIL308. The two SN74S112 circuits and one SN74S11 circuit form a decade counter consisting of four flip-flops and one gate. Schottky TTL devices are used because of the speed requirement. If only a 70-MHz counting rate is required, this circuit could be a single SN74196 circuit. The Q output of the fourth F/F is connected to the clock input of the first TIL306. The maximum count of the TIL306 is connected to the clock input of the next TIL306. This operation is the asynchronous mode, which is acceptable for counter purposes.

The counter is controlled by the two inputs to the first F/F of the first decade. The clock input is the unknown frequency in the frequency mode, or the known time pulses from the time base in the time-measuring mode. The JK inputs are connected to the Q output of the control F/F. This signal gates the counter. As already explained, a high level to the JK inputs allows the F/F to change state on a negative edge of a pulse applied to the clock input. With the JK inputs low, the clock input does not affect the

To complete the operation of the counter, the Latch Strobe and the Reset are applied to the circuit as shown. S3 allows choosing between suppression or displaying of zeroes to the left of the most significant digit. With the switch closed, a ground is applied to the ripple blanking input of the most significant digit. If this digit is a zero, the display is blanked and the ripple blanking output goes zero. This output is connected to the next digit and the process repeated until all leading zeroes are suppressed. If switch S3 is opened the high-order zeroes are displayed. All that is necessary for operation of the counter now is to provide a power supply and a signal to be counted.

There are many situations in which information must be transmitted between switching circuits electrically isolated from each other. This isolation has been commonly provided by relays, isolation transformers, and line drivers and receivers. There is, however, another device that can be used quite effectively to solve these problems. This device is the optocoupler. The need for the optocoupler is most prominent in areas where high voltage and noise isolation, as well as small size, are considered important. By coupling two systems together with the transmission of radiant energy (photons), the necessity for a common ground is eliminated — the main purpose of the optocoupler — and the systems can be effectively isolated.

Four Texas Instruments optocoupler devices, the TIL102, TIL103, TIL120, and TIL121, are discussed in this report. How these devices can be used in various circuits to provide proper isolation in many systems will be a key part of this discussion. There are many circuit applications for optocouplers; however, the ones offered in this report are just several which can be of special use. Complete specifications for these devices are not included here but are available elsewhere in this book.

description of an optocoupler

Basically, a Texas Instruments optocoupler consists of a GaAs (gallium arsenide) infrared-emitting diode (IRED) as the input stage and a silicon n-p-n phototransistor as the output stage. The coupling medium between diode and sensor is an infrared-transmitting ("IR") glass, as used in the TIL102/TIL103, TIL120/TIL121. Photons emitted from the diode (emitter) have wavelengths of about 900 nanometers. The sensor transistor responds most efficiently to photons having this same wavelength. Consequently, the input and output devices are spectrally matched for optimum transfer characteristics.

Equivalent circuits for the TIL102/TIL103 and TIL120/TIL121 are shown in Figures 1 and 2. For both families of devices, a current source between the collector and base of the sensor is used to represent the virtual base current generated by incident photons striking the base. This base current is proportional to the amount of radiation emitted from the diode. The collector-base and base-emitter junction capacitances

are shown for both devices since they are used to determine the rise and fall times of the output current waveform. Because a relatively large transistor base area is necessary for increased sensor efficiency, the collector-base junction capacitance is fairly large.




FIGURE 1. Terminal Connections and Equivalent
Circuit for the TIL102/TIL103




FIGURE 2. Terminal Connections and Equivalent
Circuit for the TIL120/TIL121

characteristics of an optocoupler

To fully utilize the advantages offered by an optocoupler, it is necessary that the circuit designer become aware of some of its characteristics. The difference in characteristics between the families is attributed mainly to the difference in construction.

The characteristics most useful to the designer are as follows:

- 1. High-voltage isolation. High-voltage isolation between the inputs and outputs is obtained by the physical separation between emitter and sensor. This isolation is possibly the most important advantage of the optocoupler. These devices can withstand large potential differences, depending on the type of coupling medium and construction of the package. The IR glass separating the emitter and sensor in the Til.102/Til.103 and Til.120/Til.121 has an isolation capability of 1000 V. The isolation resistance is greater than 10¹² Ω.
- Noise isolation. Electrical noise in digital signals received at the input of the optocoupler is isolated from the output by the coupling medium. Since the input is a diode, common-mode noise is rejected.
- 3. Current gain. The current gain (output current/input current) of an optocoupler is largely determined by the efficiency of the n-p-n sensor and by the type of transmission medium used. For the TIL103, the current gain is greater than unity, which in many cases eliminates the need for current amplifiers in the output. However, both the TIL102/TIL103 and TIL120/TIL121 have output current levels that are compatible with inputs of digital integrated circuits such as 54/74 TTL. Figures 3 and 4 show typical input-to-output current relationships.
- 4. Small size. The dimensions of these devices enable them to be used on standard printed-wiring boards. The TIL102/TIL103 and TIL120/TIL121 are built in a metal can similar to a transistor package. The physical dimensions of these packages are shown in Figures 5 and 6.

These are some of the prime characteristics of an optocoupler that can be used effectively to isolate two systems.




FIGURE 3. Typical Input/Output Current Relationship for the TIL102/TIL103






FIGURE 4. Typical Input/Output Current Relationship for the TIL120/TIL121



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES.

FIGURE 5. Dimensions of the TIL102/TIL103



ALL LINEAR DIMENSIONS ARE IN MILLIMETERS AND PARENTHETICALLY IN INCHES.

FIGURE 6. Dimensions of the TIL120/TIL121


typical circuit applications

The characteristics and advantages of an optocoupler enable the designer to use it in a wide range of circuit applications. Important among the applications of an optocoupler are those involving 54/74 TTL and similar digital integrated-circuit families. As was mentioned previously, an optocoupler has output currents compatible with TTL inputs. This compatibility enables it to be especially attractive as an interface element between digital systems. The device is particularly beneficial in applications where high voltage differences may exist between systems. However, it is not limited only to digital applications, as shown by the following examples.

driving 54/74 TTL

An effective method of coupling an optocoupler to TTL circuitry is by using a Schmitt trigger that has an output level compatible with standard TTL devices. By coupling any of the Texas Instruments optocouplers to the SN7413, as shown in Figure 7, the isolated signal at the input can be converted to TTL logic levels. Noise immunity is provided by the coupler as well as by the threshold level of the SN7413.

The optocoupler can also be employed as part of a Schmitt trigger circuit that utilizes discrete components. Because the output of the optocoupler is a transistor, it can be used as the input stage to the






FIGURE 7. Schmitt Trigger Coupling Optocoupler to 54/74 TTL Inputs

trigger as shown in Figure 8. For this circuit, regeneration or positive feedback is provided by the coupled emitters of $\Omega1$ and $\Omega2$. The output of this circuit is noninverting and is compatible with TTL logic.

Another Schmitt trigger utilizing discrete components that makes use of the base connection of the TIL102/TIL103 is shown in Figure 9. In this circuit, positive feedback is provided from the collector of Q2 to the base of Q1. Resistor R1 limits the base current to Q1 and keeps the device off when there is no signal at the emitter. As with the circuit in Figure 8, the output of this circuit is noninverting and compatible with TTL levels.

transmission-line isolator

By using an optocoupler between two systems coupled by a transmission line, effective line isolation can be achieved. Figure 10 shows a typical interface




FIGURE 8. Optocoupler with Discrete-Component Schmitt Trigger for Driving 54/74 TTL




FIGURE 9. TIL102/TIL103 in a Schmitt Trigger for Driving 54/74 TTL




FIGURE 10. Typical Transmission Line Isolator

system using TTL integrated circuitry coupled by a twisted-pair line. The SN75450B is the input stage driving the transmission line and emitter of the optocoupler. The IRED requires about 20 mA during "turnon," which is well below the maximum current rating

of the transistor. At the receiving end of the line, the phototransistor is coupled to an SN7413 for fast pulse generation. The output of this system is a noninverted pulse. However, by rearranging the optocoupler and the SN7413 as shown in Figure 7(a), the output may be inverted.

As simple as it seems, employing an optocoupler this way provides isolation for both noise and high voltage. An isolation transformer or relay could accomplish the task, but it would not be as fast as the optocoupler. Also, a line driver and receiver combination could be used to eliminate the noise and increase the speed, but it would be very ineffective if there were high potential differences between the input and output.

solid-state relay

Through the use of transistor circuits, mechanical relays are slowly being replaced by solid-state relays. In some cases, the solid-state relay (SSR) offers distinct advantages over its mechanical counterpart. For example, an SSR has the advantage that it has neither moving parts nor fragile wires, and it has faster switching speeds and longer operating life. However, one disadvantage of an SSR is that it generally has a lower degree of input/output isolation than a mechanical relay. To overcome this disadvantage in the SSR, an optocoupler can be used as the isolating input stage as shown in the block diagram in Figure 11. The control stage may consist of discrete transistors or integrated circuits, while the output stage consists of high-power switching devices.

A simple isolated latch circuit, which is somewhat of an SSR, is shown in Figure 12. The output of the optocoupler is used to fire the SCR that provides power to the load. To turn off the load current, the supply voltage V_{CC2} must be removed.




FIGURE 11. Typical Solid-State Relay Using an Optocoupler

isolated chopper circuit

Chopper circuits that use mechanical relays suffer from a speed problem as well as switching transients






FIGURE 12. Solid-State Latch Using a TIL120/TIL121

at the load. By using bipolar transistors or FETs as series and shunt switching elements, the speed may be improved; but capacitive coupling to the switching circuitry may still produce transient "spikes" on the output signal. By using an optocoupler to switch the input signal as shown in Figure 13, the switching circuitry can be isolated from the output, thereby




FIGURE 13. Chopper Circuit Using Optocouplers

reducing output "spikes". The use of two couplers in the configuration shown allows chopping of either positive or negative input signals with a frequency of one-half that of the input to the flip-flop. The uA741 operational amplifier is used to increase the output signal with a gain of R2/R1.

pulse amplifiers

Pulse amplification, as well as isolation, can be achieved by using an optocoupler with a pulse amplifier. The circuit shown in Figure 14 uses an isolator with a uA741 operational amplifier to amplify




FIGURE 14. Isolated Pulse Amplifier Using
Optocoupler uA741
Operational Amplifier

the pulse appearing at the anode of the IRED. The gain of this circuit is controlled by the feedback resistor RF. An amplifier employing discrete components and that uses the TIL102/TIL103 as part of the current feedback pair is shown in Figure 15. The feedback resistor R1 controls the current gain as well as the output d-c level.

Figure 16 shows an optocoupler with a voltage-feedback amplifier that has a gain of 1 + R2/R1. This type of amplifier offers high input impedance, which will not load the emitter of the sensor transistor.




FIGURE 15. Discrete-Component Pulse Amplifier with TIL102/TIL103




FIGURE 16. Voltage-Feedback Pulse Amplifier with Optocoupler

FIGURE 12, Seed-Store Letter Units a TR 120/01/11/121

at the load. By using hipplar transistors or FETs as series and about symptoning elements, the appeal may be improved) but especifive occuping to the symptoning carpot signal, by using an optocoupler to switch the next signal, as whom in Figure 13, the switching and all the symptoning and them the optocoupler to switching all signals as shown in Figure 13, the switching allocation can be legislated from the output, thereby

contemporary models through annually the business

reducing output "apides". The use of two couplers in the configuration shown allows chooping of either positive or negative laput algusts with a frequency of method that of the laput to the life-flop. The UAT41 operational empiries is used to increase the current stocks with a resist of ROSPIT.

aveillame salus

Folse unpillination, se used as hostion can be horisved by using an uproceeding with a pulse amplifier. The circuit shown in Figure 14 uses on architect with a UAT4 operational emplifier to emplify

PS 14, teologed Puber Ampiller Usi Optionoraller and VA1 Optionational Ampillur

the pulse separating strips anote of the IRED. The gain of the circuit is controlled by the feedback insister Ps. An emplifier employing districts components and that uses the YLT02/YR.103 as part of the current leadback part is shown in Figure 15. The feedback restance R1 controls the current gain as well as the content of the current gain as well as the current gain of the current gain as well as the


Figure 15 shows an oppospher with a voltage featback annilities free has a gain of 1.4 RUNT. This type of annilities offers high input impedance, which will not load the emitter of the sensor president.

10URS 15. Discrete Component Fides Amplifier with Fill 102/11/103

HOUSE to verage-Footback visit amorater with Optanousier

Interfacing Using Optocouplers

A very useful application of optocouplers is in the interface between different families of digital logic circuits. The worst-case design process should include consideration of data rates, power supply variations, component tolerances, and temperature ranges as well as the characteristics of the digital logic families. Consider the general circuit of Figure 1.



NOTE: V_{OL2} = low-level output voltage of coupler when coupler is on. V_{IL2} = low-level input voltage specified for GATE 2.

Figure 1. Optocoupler Interface Circuit

When the output of logic circuit 1 is low (V_{OL1}) , the output of the optocoupler is also low (V_{OL2}) . Since V_{OL2} is the input to logic circuit 2, it must be less than the maximum required logic low input voltage (V_{IL2}) , in order to hold logic circuit 2 in a stable state. The criteria that must be met at this point is given in equation (1).

$$VOL2 \text{ (coupler)} \leq VIL2(\text{max}) \text{ (logic circuit)}$$
 (1)

When the coupler output is in the low state, it must not only sink the current through R2, I_{R2} , but is must also sink any current required out of the logic circuit 2 input in order to hold logic circuit 2 input to $V_{II,2}$ or less.

$$I_{OL2} \ge I_{R2} - I_{L2} \tag{2}$$

The first step in the design procedure is to select IF1, the forward current through the emitter of the optocoupler. Then using equation (3), R1 is computed:

$$R1 = \frac{V_{CC1} - V_{F1(typ)} - V_{OL1(typ)}}{I_{F1(typ)}}$$
(3)

A standard value resistor for R1 is selected as close to the value computed using equation (3). A tolerance for this resistor is specified from which the maximum and minimum values for R1 are computed using equations (4a) and (4b) as follows:

$$R1(\text{max}) = R1\left(1 + \frac{\text{tol}}{100}\right) \tag{4a}$$

$$R1(\text{min}) = R1\left(1 - \frac{\text{tol}}{100}\right) \tag{4b}$$

$$R1(\min) = R1 \left(1 - \frac{\text{tol}}{100} \right) \tag{4b}$$

"tol" is the percent tolerance of the resistor. With the results of operations (4a) and (4b), the maximum and minimum values of IF1 and be determined using equations (5a) and (5b).

$$I_{F1(max)} = \frac{V_{CC1(max)} - V_{F1(min)} - V_{OL1(min)}}{R1(min)}$$
(5a)

$$I_{F1(max)} = \frac{V_{CC1(max)} - V_{F1(min)} - V_{OL1(min)}}{R1(min)}$$

$$I_{F1(min)} = \frac{V_{CC1(min)} - V_{F1(max)} - V_{OL1(max)}}{R1(max)}$$
(5a)

The output current of the coupler depends on the current transfer ratio (CTR) of the device. CTR is defined by equation (6a) as the coupler output current, IOI 2, divided by the forward current, IF1, of the coupler diode emitter.

$$CTR = \frac{I_{OL2}}{I_{F1}} \qquad (bursts algol) (key) (key) (key) (colored) (col$$

If CTR is not given as a data sheet parameter, it can be calculated from other data sheet specifications [e.g., IC(on) at a certain IF] or from curves of IOL (sometimes called IC) versus IF given in the data sheet. In many cases, CTR will be a number less than one, in other cases it will be greater than 1.

Using equation (6a) with CTR converted to a percent, the coupler collector current can be computed using equation (6b).

$$I_{OL2(min)} = \frac{(\% \text{ CTR}) \times I_{F1(min)}}{100}$$
(6b)

The minimum value for R2 can be calculated using equation (7).

$$R_{2(min)} = \frac{V_{CC2(max)} - V_{OL2(max)}}{I_{OL2(max)} + I_{L2(max)}}$$
(7)


The maximum value of R2 is determined from the condition that exists when the optocoupler output transistor is in the off state. Under these conditions, any off-state current, IOH, and any current into the input of gate 2 must not drop the voltage across R2 to the point where the input to gate 2 goes below its required high-level limit value, VIH. These limit conditions are expressed in equation (8), again using Figure 1. IOH2 is the current into the output collector and IIH2 is the input current to gate 2 when the gate input is at a voltage equal to or greater than the VIH(min) voltage required. IOH2(max), VIH(min), and IIH2(max) are taken from data sheet specifications.

$$R2(max) = \frac{VCC2(min) - VIH2(min)}{IOH2(max) + IIH2(max)}$$
(8)

R2 is selected between the limits of R2(min) and R2(max). Capacitive effects on response time are less when R2 is closer to R2(min), while maintaining the low-logic-level voltage, VIL2. As the CTR of the optocoupler degrades, correct circuit operation will be maintained longer with R2 closer to R2(max). Final selection depends on which parameter is more important in the application.

Example Number 1

In Figure 2, a 4N25 optocoupler is to be driven by an SN7404 gate output and will drive the input of an SN7400 gate. The specifications for the logic levels and input and output currents for the Series 74 logic family are given in Table 1.



NOTE: V_{OL2} = low-level output voltage of coupler when coupler is on. V_{IL2} = low-level input voltage specified for SN7400.

Figure 2. Optocoupler Interface Circuit

Table 1. Series 74 Family Data

TTL	V _{IL}	I _{IL} mA	V _{IH}	l _I H μA	VOL	IOL mA	V _{OH} V	lOH μA
Family					V			
74	0.8	-1.6	2	40	0.4	16	2.4	-400
74ALS	0.8	-0.1	2	20	0.5	8	2.4	-400
74AS	0.8	-0.5	2	20	0.5	20	2.5	-2000
74LS	0.8	-0.3	2	20	0.5	8	2.7	-400
745	0.8	-2	2	50	0.5	20	2.7	-1000

For the particular calculations, the values in Table 2 will be used.

Table 2. Calculation Values

TTL	4N25	POWER SUPPLY	
$V_{IH(min)} = 2 V$	CTR(min) = 20%	$V_{CC} = 5 V \pm 5\%$	
$V_{IL(max)} = 0.8 V$	$V_{F(min)} = 1.2 V @ 10 mA$		
$I_{IH(max)} = 40 \mu A$	$V_{F(typ)} = 1.25 V @ 10 mA$		
$I_{IL(max)} = -1.6 \text{ mA}$	$V_{F(max)} = 1.5 V @ 10 mA$		
$I_{OH(max)} = 400 \mu A$	IOH(max) = 50 nA		
$V_{OL(typ)} = 0.2 V$	$V_{OL(max)} = 0.5 V$		
$V_{OL(max)} = 0.4 V$			

Calculations

1) Select I_F = 20 mA $_{O_2} = \frac{2 - 21.4}{A_0.08 + A_0.02} = (x_{BB}) 2.9$

2) Check equation (1)

 V_{OI} (coupler) $\leq V_{II}$ 2 (logic circuit) 0.5 V \leq 0.8 V. It checks.

3) From equation (3), assuming the VF at 20 milliamperes is not 0.05 volt greater than the value at 10 milliamperes.

$$R1 = \frac{5 - 1.25 - 0.2}{20 \text{ mA}}$$

$$R1 = 178 \Omega$$

4) Select standard value R1 = $180 \Omega \pm 10\%$.

Therefore,

R1(max) 180 + 18 = 198
$$\Omega$$

R1(min) 180 - 18 = 172 Ω

5) From equations (5a) and (5b), using $V_{OL(tvp)} = 0.2 \text{ V}$ for $V_{OL(min)}$

$$I_{F1(max)} = \frac{(5.25 - 1.2 \text{ V} - 0.2) \text{ V}}{171 \Omega} = 21.38 \text{ mA}$$

$$I_{F1(min)} = \frac{(4.75 - 1.5 \text{ V} - 0.4) \text{ V}}{198 \Omega} = 14.39 \text{ mA}$$

6) The maximum current [IOL2(max)] that can be allowed to flow through the coupler output is determined by the minimum current the coupler can supply according to equation (6b), thus

$$I_{OL2(max)} = \frac{14.39 \text{ mA} \times 20}{100} = 2.878 \text{ mA}$$

7) From equation (7),

R2(min) =
$$\frac{(5.25 - 0.5) \text{ V}}{2.878 \text{ mA} + (-1.6 \text{ mA})} = 3.72 \text{ k}\Omega$$

8) From equation (8),

$$R2(max) = \frac{4.75 - 2}{50 \text{ nA} + 40 \mu A} = 68.66 \text{ k}\Omega$$

$$R2(max) = \frac{4.75 - 2}{50 \text{ nA} + 40 \mu A} = 68.66 \text{ k}\Omega$$

A choice of 4.7 Ω \pm 10% for R2 is suitable for this design.

Example Number 2

A similar approach can be used when interfacing discrete phototransistors to digital logic circuits. Consider a TIL602 connected in the phototransistor mode to an SN7400 as shown in Figure 3. The data for this situation is shown in Table 3.




Figure 3. Phototransistor Interface Circuit

Table 3. Calculation Values

SN7400	TIL602	POWER SUPPLY	
V _{IH(min)} = 2 V	$I_D = 3 \mu A \text{ (dark current)}$	$V_{CC} = 5 V \pm 5\%$	
$V_{IL(max)} = 0.8 V$	$I_{OH} = I_{D} + (1 - n/100) I_{OL}$		
$I_{IH(max)} = 40 \mu A$	(where n = % light blocked)		
$I_{IL(max)} = -1.6 \text{ mA}$	$V_{OL(max)} = 0.8 V$		
$I_{OH(max)} = 40 \mu A$	IOL(min) = 2 mA		
$V_{OL(typ)} = 0.2 V$			
$V_{OL(max)} = 0.4 V$			

Applications

7

In this application, the equations before equation (7) are ignored. From equations (7) and (8), the values for R2(min) and R2(max) can be calculated. This application is very sensitive to ambient light. Therefore, care must be taken to shield out ambient light.

Assuming 95% of the ambient light is shielded out,

$$R_{L(min)} = \frac{5.25 - 0.8}{2 \text{ mA} + (-1.6 \text{ mA})} = \frac{4.45 \text{ V}}{0.4 \text{ mA}} = 11.1 \text{ k}\Omega$$

$$R_{L(max)} = \frac{(4.75 - 2.0) \text{ V}}{I_{OH} + 40 \mu A}$$

Substituting $I_{OH} = I_D + [1 - (n/100)] I_{OL}$, where n = 95%

$$R_{L(max)} = \frac{4.75 - 2.0}{3 \mu A + (1 - \frac{95}{100}) 2 mA + 40 \mu A}$$
$$= \frac{2.75 \text{ V}}{3 \mu A + 100 \mu A + 40 \mu A}$$
$$= \frac{2.75 \text{ V}}{143 \mu A}$$
$$= 19.2 \text{ k}\Omega$$

RL is chosen as a standard value, 14.7 k Ω .

Example Number 3

If the 74LS series is used with 80% light blocked, from Table 1 $I_{IL(max)} = 0.36$ mA instead of 1.6 mA and $I_{IH(max)} = 20 \mu A$ instead of 40 μA .

$$R_{L(max)} = \frac{4.75 - 2}{3 \mu A + (1 - 80/100) 2 mA + 20 \mu A} = 6.5 k\Omega$$

and

$$R_{L(min)} = \frac{5.25 - 0.8}{2 \text{ mA} + (-0.36 \text{ mA})} = 2.71 \text{ k}\Omega$$

Therefore, R_L can be selected between 2.71 k Ω and 6.5 k Ω .

Calculations

In this application, the equations before equation (7) are ignored. From equations (7) and (8), the values for R2(min) and R2(max) can be calculated. This application is very sensitive to ambient light. Therefore, care must be taken to shield out ambient light.

Assuming 95% of the ambient light is shielded out

$$R_{L,\text{(min)}} = \frac{5.25 - 0.8}{2 \text{ mA} + (-1.6 \text{ mA})} = \frac{4.45 \text{ V}}{0.4 \text{ mA}} = 11.1 \text{ kg}$$

$$R_{L,(max)} = \frac{(4.75 - 2.0) \text{ V}}{10H + 40 \text{ nA}}$$

Substituting [OH = ID + [1 - (n/100)] [OH, where n = 95 %

$$RL(max) = \frac{4.75 - 2.0}{3 \text{ gA} + (1 - \frac{95}{100}) \text{ 2 mA} + 40 \text{ gA}}$$

Rights chosen as a standard value, 14.7 kg.

Example Number 3

If the 74LS series is used with 80% light blocked, from Table 1 III. (max) = 0.36 mA instead of 1.5 mA and III. (max) = 20 μ A instead of 40 μ A.

$$R_{L(max)} = \frac{6.73 - 2}{3 \mu A + (1 - 80/100) 2 mA + 20 \mu A} = 6.5 k\Omega$$

bea

$$R_{L(min)} = \frac{1.5.25 - 0.8}{2 \text{ mA} + (-0.35 \text{ mA})} = 2.71 \text{ kG}$$

Therefore, Rr can be selected between 2.71 kf) and 6.5 kff.

Applications

7

Output Signal Considerations

The normal unprocessed CCD output signal is a voltage pulse-train in which the negative (lower) envelope represents analog video and its positive (upper) envelope is the result of the positive-going reset clock. This upper envelope is generally uniform and is generally representative of the zero or dark signal. The entire voltage pulse-train is displaced from zero volts by the positive quiescent-output operating voltage of the charge-detection amplifier. This output operating voltage is guaranteed to be above 5 V but less than the amplifier drain supply, VDD.

The minimum reset-time interruption in each data-pulse is 50 ns. Since the duration of each data-pulse decreases as the frequency (number of data-pulses per second) increases, the percentage of data time occupied by the reset pulse is variable. For frequencies between 5 MHz and 10 MHz, the percentage varies between 25 and 50%. As the rise and fall times are approximately 10 ns, this percentage increases as the duration of the data-pulse decreases. Figure 2 shows an example of the output of a TC101 operated at 10 MHz. The negative (lower) output voltage waveform is 50 ns or 50%. This time is not always obtainable; however, even at 25 ns, a good output can be processed.

An example of this low duty cycle is shown in the area output of the CCD at 7 MHz (see Figure 3). Ringing is another factor that can reduce the true-data time. Ringing is caused by the reset and transport clocks. This problem can be greatly reduced in the following ways:

- Making the high-to-low transition of the reset clock coincide with the transition of the transport clock.
- 2. Use 10 Ω to 20 Ω series transport-clock drive resistors and 50 Ω to 80 Ω reset-clock series resistors.




Figure 1. CCD Operating System Block Diagram

7-33

For data operating frequencies below 2 MHz, the data pulse is wider and the percentage of reset interruption is reduced (can be 10% or less) and the problem of reduced true data-time decreases (see Figure 4). The CCD output waveforms shown in Figures 2 through 4 cover the data-rate range and lay the groundwork for a discussion of output video requirements.

Positive analog video is a continuously varying signal with white more positive than black. Black should be 0.1 V or less above 0. In the CCD output, the envelope of the pulse train is negative video (white is the negative direction).




Figure 2. TC101 Output Signal, High-Frequency (10 MHz) Operation




Figure 3. Low Duty Cycle Output (7.16 MHz) Signal




Figure 4. High Duty Cycle Output (0.5 MHz) Signal

Inversion is required after the negative envelope is detected. Also, the black level is the smallest negative output. Since it can be inverted at any time, the signal should be processed as negative video and inverted after processing. This black-level voltage is the reference for all the gray shades of negative voltage below it. The reference level is still needed even if only threshold detection is the required output.

Because the output signal dc operating voltage is variable, a level shift technique that can be keyed to the black level of the CCD output signal is required to establish the desired stable reference. Therefore, all signal processing methods in Figure 1 start with a level shift and black level clamp circuit. Figure 5 shows the level shift accomplished by a coupling capacitor that is large enough so that no significant change in charge occurs during a video-line readout time. Four black reference pulses are placed before




Figure 5. Low-Level Shift and Black Level Clamp Block Diagram

and after four isolation pulses at the beginning and end of the data pulse train. This is done so that, during these black reference pulses, the switch closes so the charge on the capacitor is clamped during the black reference output time of the CCD. The output of the amplifier then becomes the black reference voltage. This method of restoring black to a video data line is called line clamping. This method is widely used in video circuit design.

7

Another method of providing the level shift and black level clamp employs a programmable reference diode, the TI TL431C (see Figure 6). This method is unique in that it is all direct-coupled and therefore must have automatic drift-correction for the shift in CCD amplifier dc output voltage, as well as for other temperature induced component drifts.

However, like the line-clamped capacitor method, this circuit stores a charge on the capacitor, C. The charge on the capacitor determines the output black reference voltage for the period of one readout line. The basic components in the simplified schematic shown in Figure 6 operate as described in the following paragraphs.

The major output signal path begins with the output voltage of the CCD being applied to the base of the signalbuffer emitter follower (2N3904). The path proceeds through the programmable reference diodes and ends at the levelshifted output. A load resistor and a negative supply provide the operating current so that the output black level can be zero or negative if desired. The FET resistor divider controls the voltage drop through the reference diode and the FET capacitor provides a temporary memory for the gate bias of the FET over a line period. The comparator automatically controls the output for correct FET gate bias voltage. Thus the reference diode drops the correct value so that the output matches the set in black reference voltage during the black reference pulse in the output signal train, which is the strobe time for the comparator. The comparator is strobed on for each of the four black reference pulses so that, during each pulse, charge current to the storage capacitor makes needed corrections. In this manner, the comparator automatically tracks changes to maintain the desired black reference output voltage.

In the actual circuit (Figure 7), the black level is clamped to zero volts within the limits of the offset voltage

of the comparator. Also, the charge current sent to the storage capacitor is the difference between the current from the $22~M\Omega$ resistor and the current from the 2N3904 voltage-to-current converter for the comparator. The $1-\mu F$ comparator provides good ac coupling.

Threshold Detection

The preceding discussion covers the subjects of level shift black-level clamp. The following is a discussion of the various methods of signal processing. The first method as shown in Figure 1 is threshold detection. The threshold-type processor consists of the following three main elements:

- The level shift and black-level clamp circuit (see Figure 7)
- 2. A comparator with a negative threshold reference
- A data-clocked D Type flip-flop to act as a sample-and-hold.

This threshold-type processor has a true TTL output that is zero for gray shades darker than the preset threshold and a one for gray shades lighter than that threshold (see Figure 8). The timing of the black-level strobe and the data clock for the flip-flop is important in getting correct operation. A complete circuit for a TC102 is presented in Figure 9, starting with a master clock driving the timing logic with exposure control and finishing with CCD clock drivers.

The clock oscillator frequency sets the data rate and the monostable multivibrator triggered by the clock sets the reset clock pulse duration. Dividing the clock oscillator output by two produces the transport clock signal for each transport clock cycle. This signal goes to the preset input of the second flip-flop. There it is synchronously released to the clock-driver level translation transistor on command by the borrow output of the exposure-time down-counter chain to the clock input of the flip-flop.




Figure 6. Level-Shift and Black-Level Clamp with Automatic Drift Correction




Figure 7. CCD Output Level Shifting Circuit
(Black Level Clamp to 0 V)

A series of down-counters is used to generate the exposure time and locate the exact time to send out the strobe to comparator so the pulses will be placed during the beginning black reference pulses in the output of the CCD. The black-reference pulses start exactly on the twelfth datapulse, beginning with the pulse during the transfer clock period. Thus, the first down-counter is loaded with a count of eleven so that its borrow output will be at the end of the eleventh data-pulse. At this time, the latch changes state and triggers the second monostable multivibrator which sets the gate-time for three or four black-level strobe pulses. These pulses begin on the twelfth data-pulse.

A series of gates delay the opposite phase of the reset clock from the clock oscillator to generate the basic strobe and data-clock pulses. The delay causes the timing to match closely that of the video chain and to fall correctly timed with the data time of the video pulse (see Figure 10). The other down-counter counts the borrows from the first counter and reloads on fourteen, thus giving a total count of 11×14 or 154 reset clocks between transfer clocks. In this counting method only seven of the fourteen data-following pulses are allowed to be read out.

For the application in which this circuit is used, there is no need for the remaining black reference pulses or white reference pulses. However, they can be included, if desired,

by changing the counter-timing method. Although the counter-timer is a simple fixed-threshold-type processor, the principles are presented here so that variations can be worked out.

Analog-to-Digital Flash Converter

Another method of converting the output of the CCD to digital can be accomplished by using a flash analog-to-digital (A/D) converter. Once again, the problem of interfacing with the A/D converter input requires the establishment of a black reference voltage representing all zeros in the digital output word. The capacity-coupled line-clamped form of level-shift and black-level clamp (see Figure 5), is used in an automatic form shown in Figure 11. To provide continuity and clarity in understanding the automatic method, the complete level-shift and black line-clamp is explained again using Figure 12. Figure 12 shows the CCD output signal pulse train with the dark reference pulse located with four isolation pulses before and four isolation pulses after the optical data stream.

Positive voltage is subtracted from the negative output of the detector. This brings the input bias of the buffer amplifier to the correct level. When the clamp switch is closed, the output of the buffer amplifier is the desired black level (see Figure 13).




Figure 8. CCD Threshold Type Processor




Figure 9. Timing Logic and CCD Clock Drivers








Figure 10. Comparator Strobe Pulse Timing with Output Signal




Figure 11. CCD Output Signal Buffering Circuit and Automatic Black Reference Block Diagram




Figure 12. Input/Output and Switch Timing for Automatic Rlack Reference




Figure 13. Automatic Black-Level Control and A/D Converter (0.1 to 10 MHz Operation)

The black-level clamp and black-level sample can be timed to occur during the same dark reference pulses time. However, the black-level clamp disturbs the signal and may cause some errors in the black-level sample. The control signals to S1 and S2 are timed by the exposure-time counters so that the switches will be turned on and off at the exact black reference pulse times.

The signal is now conditioned so that it will interface with the A/D converter. For high speed conversion at 10 MHz, the TRW TDC1021 4-bit parallel flash converter

is used. It requires no external sample and hold because of its speed and design. The TDC1021 accepts a 0 to -1 V input signal, requires a convert pulse to tell when the analog signal is to be converted, and is powered from +5 V and -6 V supplies. The convert pulse timing as related to the output data of the CCD is important for correct A/D conversion.

As specified in the TDC1021 data sheet, the analog amplitude data sample is read 10 ns after the 50% point of

the amplified output signal from the CCD. This computerdesigned filter has a low-overshoot fast-cutoff characteristic so that video up to 3.2 MHz is passed and the serial clock at 6.44 MHz is down 36 to 40 dB. In most cases, the video has a low duty-cycle (see Figure 3). The ratio of time output

> This low duty-cycle makes the output signal of the filter small compared to the peak-input signal (often 25% or less). Gain is required to produce a reasonable 0.75 V signal. This arrangement works because positive video is required and the amplifier can invert the video while amplifying. The black-level sample is taken from the output of this amplifier before it is blanked. In this circuit, two PNP emitter followers share a common load resistor and serve as a switch. The output is sent to a simple two-transistor comparator. The

the convert pulse rising edge. In addition, the pulse is a positive going TTL amplitude and should be nominally 30-ns in duration. From this condition, the convert pulse should be decoded from the timing logic so its leading edge is 10 ns ahead of the desired sample point on the output pixel pulse of the CCD. To approximate where to decode the convert pulse, it is necessary to determine the time delay of the pixel pulse arriving at the analog input of the converter relative to the logic from which the convert pulse is to be decoded. The propagation delay time between the reset clock falling edge and the pixel's falling edge is determined to be 15 ns (see Figure 14).

The reset clock rising edge is located where the transport clock feedthrough starts to disturb the data pixel (see Figure 15). Therefore, the convert pulse ends exactly where the reset pulse starts and exists 30 ns before that point.

CONDITIONED CCD **OUTPUT SIGNAL** mV/div 200 RESET CLOCK 50 ns/div

Figure 14. Conditioned CCD Output Signal (Reset Clock)




Figure 15. Conditioned CCD Output Signal (Converter Pulse)

With the convert pulse timed correctly with the output data stream, the final result of the converted data is as shown in Figure 16.

The optical input for the CCD is a uniformly illuminated seven-gray shaded and black test pattern. The input uses an incandescent source operated from direct current to prevent 60-cycle modulation. An IR filter cannot be used because there is not enough light output to produce a 1-V CCD output. As a result of the IR plus visible light combined, the gray shades are not uniform changes in intensity. However, this condition does not detract significantly from the presentation. The A/D converter is set up for outputs of 0000 for a 0 V input and 1111 for a -1 V input. Therefore, an analog -0.067 V is equal to a one binary bit state change.


This A/D method is for a linear CCD. However, it can be used with an area CCD by altering the black-level sample and black-level clamp to coincide with black reference pulses or pixels from the data streams of the image sensor. A good example of how black reference pixels of area image-sensors are located in their output data streams is in the processor, consisting of a low-pass video filter and amplifier.

Low-Pass Video Filter and Amplifier

The video information in the output signal from an area image sensor [e.g., a closed circuit television (CCTV) camera] can be extracted with black reference level (pedestal) by a low-pass video-filter type processor. Such a processor (see Figure 17) has an automatic black-level clamp very similar to the scheme used with the A/D converter. In addition, it has an automatic video level control with composite blanking and composite sync to form a near standard composite monochrome video output signal.

The automatic black-level clamp is very similar to the one used with the flash A/D converter. The coupling capacitor and clamp transistor are the same and work into a high input impedance amplifier with a positive gain of approximately four. The video filter (LPF) with a low-pass cutoff of 3.2 MHz (half the serial clock frequency) is driven by this amplifier. The filter recovers the negative video envelope by taking an average of the negative voltage under voltage is the video envelope value divided by time; it is at the reset voltage value.





and A/D Converter Binary Outputs

comparator compares the level with an adjustable reference to provide output pedestal or black level setting. The positivegoing error pulses from the comparator are detected by the positive-peak detector and the current through the 8.2 kΩ resistor is increased to provide the correct bias to the clamp transistor. This process causes the voltage across the 0.01 µF coupling capacitor to be correct during the black reference pixel time in the output signal of the CCD, so that the direct coupled amplifier-filter chains output is the desired pedestal level.

Figure 18 shows the relative timing of the black-level clamp and the sample pulses supplied from the system timing logic that are relative to the output signal of the CCD. In addition, the horizontal blanking and sync with serial clock waveforms have been added to show relation to standard known waveforms supplied by the timing logic. The blacklevel sample is taken from the output of the CCD when the serial register is over-scanned (more than the pixel stored in the parallel registers). Only dark current is present.

The black-level clamp is taken during the beginning of scan of the serial register. There are blank bits between the charge detection node and where the parallel enters the register. There can be as many as 15 of these beginning bits. However, when the output signal has no video, there are usually only six. These six beginning bits represent only dark current. This clamp action establishes the black reference for the entire video line. This explains the major operation of the processor. However, the automatic-gain control and insertion of blanking and sync circuits are discussed.

Automatic-gain control is applied to the feedback resistor of the second amplifier by making a portion of it a light sensitive CaS resistor and controlling its value by the amount of infrared light applied to it from an LED. This allin-one device has a wide-band-width resistor that varies from megohms in the dark to only 200 Ω under bright illumination from the diode. The range is limited by the 2.4 k Ω series resistor at the low end (low gain) and by the shunt 33 k Ω resistor at the high value (high gain). Diode control current is obtained from the three transistor-comparator circuits which compare the average positive detected video signal with a gain level set reference. In this manner, automatic control is accomplished.

Blanking is accomplished by placing a simple shunt transistor switch where the positive TTL composite blanking signal is applied. The shunt transistor switch blocks the signal to the output emitter follower. Composite sync is accomplished by summing a negative voltage produced by the drop across a forward diode when it is switched into the circuit by a transistor turned on by the TTL-level positive composite sync voltage.

This automatically-controlled video-filter-type processor is used with a linear CCD to produce a TV picture from a picture scanned on a rotating drum. The only precaution required is to ensure that black level reference signals are available in the output of the CCD when blacklevel sample and clamp are being activated.

Sample-and-Hold

The last processing method to be discussed employs a high-speed sample-and-hold (S/H) circuit to recover the video envelope from the signal pulse train of the CCD output. Figure 19 illustrates a simplified processor circuit that uses TI's new 15 MHz sample-and-hold integrated circuit (TL1591). The simplified circuit provides the following; first, it shows how the sample signal of the S/H is developed from the reset clock driver logic of the CCD through the use of a single TTL logic IC (SN74265) and second, it shows that three additional components permit it to be inserted into the standard line-clamp black reference circuit (see Figure 5).

Further explanation of the sample clock development with the SN74265 will be helpful. A positive-going TTLlevel clock pulse 20 ns wide is needed to enable the S/H to




Figure 17. Complete Amplifier and Processor for Monochrome CCD Camera




Figure 19. CCD with Sample-and-Hold Black-Level Clamp

take a new sample of the incoming signal. For the output signal train of the CCD, the sample pulse must occur during the data level or low peak of the CCD output signal train.

Figure 20 shows the output signal of the CCD at a 6.67 MHz data rate. In addition, it shows the corresponding sample-and-hold output. The sample-and-hold output changes near the middle of the low peak of the CCD output waveform. Even though the sample clock pulse is not shown, the evidence of its location can be seen. To locate and generate this sample clock, the trailing edge of the TTL-level RCK is delayed by the two inverter gates and the R-C network.

The variable resistor allows a small delay time adjustment for optimum timing to improve performance. The sample clock pulse is generated by the logic and function of the delayed RCK and the further delayed RCK pulse. This second delay determines the width of the sample clock pulse.

Figure 21 shows a complete circuit showing the SN76876 processing video from a TC103 operating at 10 MHz with the S/H output level shifted and automatic black level clamped. Figure 22 illustrates output video from this processor circuit. The TL1591 S/H typically recovers 90% of the peak input signal.




Figure 20. Sample-and-Hold (TL1591) Operated with a TC103 at 6.67 MHz






Figure 21. Sample-and-Hold Processor with Automatic Black-Level Control 10-MHz Operation





DATA RATE 10 MHz APPROXIMATELY 35% FULL WELL

Figure 22. Processed Output

CONCLUSION

The various methods described in the preceding paragraphs are provided to familiarize the prospective CCD user or designer with the requirements for both CCD output

signal conditioning and basic signal processing methods. Selection of a particular method or approach will depend on the application. The designer must expand and update these methods based on his system requirements.

ullaki

DATA BATE 10 MID ARPROXIMATELY 3819 FLEE WELL

Flame 22. Processed Output

CONCLUSIO

The verticus methods described in the proceeding statigraphs are provided to familiance the prospective CCD uses or designed with the requirements for both CCD output sizes or designed with the requirements for both CCD output

ignal conditioning and basic algual processing methods, selection of a particular method or approach will depend on the apply anion. The decigner must expand and applain these herbody based on his system requirements.

Applications

LINEAR CCD OPERATION AT 10 MHz

This application report covers the following main topics:

- The operation of the Texas Instruments TC102
 128 × 1 linear image sensor at a 10 MHz data
 rate
- 2. Restoration of the black reference to the data using the dark-reference pixels of the CCD
 - 3. Conversion of the output signal into binary data without sample-and-hold

In addition, circuit approaches (with data) to solve the problem of high-frequency clocking and the resulting transport-clock feedthrough into the output signal are discussed

CCD Clocking

Operation of the TC102 at a 10 MHz data rate is affected by the function of each clock relative to the other clocks. The purpose of the CCD clocks is to move the data from the photo sites to the detection circuit. The data is generated at the photo sites in the form of a charge that is proportional to the optical input. At the detection circuit, the charge is converted to a proportional voltage that is applied to the output of the CCD.

The first step in the conversion is to send the charge from the photo sites, via the transfer gate region, to the CCD shift registers, which are adjacent to the photo sites. The transfer is made by applying a high transfer-clock pulse while the transport clock is held high. The relationships among the various clock levels required to move the charge are as follows:

- When a clock is high, it allows the charge to flow into the area under the clocked region (a well) and when a clock is low or most negative it biocks the charge flow (a barrier).
- When a clock makes a high-to-low transition, the charge contained in its well is shifted to an adjacent virtual well region.
- 3. When both clocks are high, the photo site charge flows into the well of the transfer gate.
- 4. When the transport gate returns to the low state, it acts as a charge barrier in the transport register. The charge is then introduced into the virtual wells of the transport register by the transfer gate.
- 5. When the transfer gate returns to the low state, it moves the charge into the transport register. When the transport clock goes high to move the charge toward the transport combining region, the transport gate remains low to prevent charge flow back to the photo sites.

The charges from adjacent even and odd photo sites are simultaneously clocked along the even and odd transport shift registers to the combining portion of the transport register. Thus, an even charge packet and an odd charge packet arrive in the region at the same time. To separate the packets into correct numerical order, the reset clock is used for the charge clocking. The reset clock goes high on each half cycle of the transport clock. The reset clock selects each packet in the correct order and applies them to a single register. This single register converts the charge to a voltage that is sent, via the reset MOS switch, to the $V_{\rm ref}$ output.

After the optically generated charge is sent to the output, the white reference portion of the output and the end-of-scan signal are applied to their respective outputs. The charge for both of these signals is introduced by clocked bias on the injection diodes. The white-reference clock controls the reverse bias on the injection diodes. A reduction of the positive bias on these diodes causes a charge to be injected into each transfer region (a clocked barrier-well). These charges are applied at the opposite ends of the two transport and end-of-scan registers from the charge detection diodes. The proper relationship among the clocks must be maintained for charge injection into the registers. The relationships are as follows:

- 1. The white-reference clock must be low to generate the charge.
- 2. The transfer clock must be high to form a collecting well.
- 3. The transport clock must be high to clear all extraneous charge from the virtual well region.

Under these conditions the charge is contained in the transfer gate region (a process known as "fill") and is not transferred to the virtual well region of the registers until the transfer-clock voltage goes low.

However, before the transfer-gate voltage goes low, the transport clock voltage goes low to block out-of-time charge flow down the register. The injection diode voltage goes high to create a deep potential well to prevent further injection and to remove the excess charge contained in the transfer region (a process known as "spill"). The removal of the excess charge produces a charge packet that is controlled by the size of the clocked well portion of the transfer gate. This makes the injected charge to the register dependent upon the well capacity of the CCD or the saturation output level. To complete the transfer into the register, the transfer clock is returned to the low state and provides a high-charge barrier.

High Speed Operation—10 MHz

To provide a suitable clocking method for data rate frequencies ranging from 5 to approximately 10 MHz, the portion of the data period that must be dedicated to the reset clock in order to get satisfactory operation must be determined. The reset-pulse duration at the top 10% should

not be less than 40 ns. In addition, the reset pulse should start coincidentally with the transport-clock transition. Coincidence is necessary because, if the reset pulse rises before the transport-clock transition, there is danger of the charge from a previous pixel being mixed with the charge that is being read out. The purpose of placing the reset pulse in coincidence with the transport-clock transition is to allow as much time as possible for the output signal to settle and data to be acquired.

At 10 MHz, the data period is only 100 ns. If the reset pulse is 40 ns plus rise and fall times, there are fewer than 50 ns for the data time. Two data periods are produced for each period of the transport clock, TCK. A timing-logic circuit that will produce the recommended timing can be derived from the circuit on the data sheet. To derive the circuit, the clock oscillator must be capable of running at four times the data frequency or 40 MHz and the first divider flip-flop must be able to clock at 40 MHz. The circuit shown in Figure 1 is a modified version of the data-sheet circuit. To provide 10-MHz operation, all logic ICs are Schottky-clamped for high speed. As in the data-sheet circuit, the first

frequency divider is four. This gives four quadrature-complementary output waveforms (designated A, B, C, and D in Figure 2) which represent the logic timing.

A delayed signal in phase with the A waveform is used for reset clock, RCK. Another frequency division by two provides the TCK that is delayed by the SN75369 drivers. To meet the XKC transfer clock timing as related to the TCK as specified in the data sheet, the decoding of the E waveform must be different from that in the data sheet circuit. This difference causes the XCK to rise with the TCK transition and to fall near the center of the second half-period of the TCK so that the 50-ns minimum is satisfied at 10 MHz. The minimum can be as low as 40 ns to accommodate 12-MHz operation for most of the linear CCDs. The XCK logic signal is used to gate a first half-period of the TCK through the SN75453 white reference driver. Both the XCK and WRCK repetition rates are determined by the SN74LS193 counter chain. The counter chain down counts TCK periods to set the exposure time or XCK repetition rate period. The waveforms (see Figure 2) are simplified in that circuit propagation delay times have not been taken into account.




Figure 1. Waveform Generation Circuit for Testing Line Image Sensor (10 MHz)






Figure 2. Logic Timing, 10 MHz Operation - TC102

For the exact effect of circuit propagation delay times, Figure 3 shows the TCK, RCK, XCK, and WRCK as seen at the clock inputs of the TC102.

Figure 3 shows that the reset clock rises coincidently with the transport clock transitions. However, because of the delay in the counter chain borrow output (SN74S00 and SN74S74), the rise of the transfer clock is delayed from the rise of the transport clock by 40 ns. The WRCK is delayed by the same amount and the delay is not detrimental as long as both clocks are present at least 30 ns before the TCK goes low. When the reset clock pulse rise time is less than 15 ns, the quantities specified in the data sheet may cause a small

increase in dark current. If the dark current increase is detrimental to operation, then additional capacitance or resistance can be added to the clock drive lead to increase the rise time to 15 ns.

Figure 4 illustrates the output-signal delay of the CCD with respect to the input of the clock. The transistor-buffered output signal in the two white-reference regions is shown with the RCK. The waveforms indicate that the delay between the reset clock and the reset interruption in the output signal is approximately 13 ns. This delay is reasonably accurate even though there is a moderate amount of ringing on the waveforms. The ringing is increased by the test equipment.




Figure 3. Clock Input to TC102




Figure 4. Emitter Follower Buffered Output Signal Showing White Reference (Output Signal with RCK)




Figure 5. Output Signal Only - Spike Suppression

Transport-Clock Feedthrough Reduction

Transport-clock feedthrough can be a serious data interruption problem with the CCD sensor. However, the problem is eliminated when the transport-clock transition is timed to be coincident with the reset-clock pulse low-to-high transition. This combines the feedthrough in the necessary data interruption caused by the reset clock. This timing allows satisfactory CCD operation and maximizes data output time per pixel. Efforts to minimize the magnitude of the feedthrough noise should also be considered.

As shown in previous figures, the TCK feedthrough noise is reduced by building the circuit on a ground plane PCB and by a rise time reduction circuit on the TCK lead. The rise-time reduction circuit is the 10-ohm resistor and 100-pF capacitor combined with the 22-to-24 ohm series resistor located on the terminals of the SN75369 driver (see Figure 1). This RC network shunts the fast rise currents from the outputs of the SN75369 driver back to its high- and low-supply bypass capacitors. In this manner, the very highest frequency components of current are not allowed to flow into the ground plane. The effect of removing this shunt network is shown by the added feedthrough (see Figure 6). This antiringing and rise-time reduction circuit can be accomplished by other RC arrangements, but the method is still the same.

Black-Reference Restoration

In video processing, the output signal reference level for the sensor under a no-light condition (black level) must be known at all times. The dc output signal voltage level of most CCD sensors ranges from 6 V to 14 V and is not stable with temperature or drain voltage variations. Therefore, the signal must be capacitively coupled somewhere in the signal path. This capacitive coupling provides an opportunity to clamp the charge or voltage drop across the capacitor at a time that will represent the black reference level for the signal. This clamping is done over




Figure 6. Output Signal Only — No Spike Suppression

a moderate time of perhaps less than 1% of the discharge time constant. A time location in the CCD output signal has been provided for this operation. The time location is called the dark-reference pixels. They occur four isolation pixels before and after the optical-data stream (see Figure 7). This black-level clamping method can be accomplished repetitively in an automatic manner as shown in Figure 8.

In this simplified form of the automatic black-reference circuit, the output of the sensor is buffered through an emitter follower and coupled to a second amplifier. The second amplifier must have a very high input impedance at low frequencies and be direct coupled. However, it may or may not have voltage gain depending upon the requirements of the follow-on circuit. In this case, no more voltage gain is required because of the output of the CCD (over 1 V). The high input impedance of the amplifier allows the use of a small coupling capacitor, C1. This minimizes the charge leak off before all data is read out. A small coupling capacitor is desirable so that the recharge circuit impedance is not unreasonably low due to the short time allowed to recharge or clamp.

The clamp circuit comprises the following components; the emitter follower buffer, switch S1, and capacitor C2. The operation of the circuit (see Figure 7) is as follows:

- Switch S1 is always open except when the first set or pre-data dark-reference pixels occur in the output signal stream of the CCD.
- Switch S1 closes and applies the voltage stored on capacitor C2 to the second amplifier side of capacitor C1.
- Switch S1 opens when the dark-reference time is over and the bias voltage to the second amplifier, and the output, is referenced to the applied level until it is reclamped.

The automatic feature of the circuit (i.e., how the correct voltage is obtained for capacitor C2 and its operation) is as simple as the clamp method. As shown in Figures 7 and 8, switch S2 opens each time the following data dark-reference pixels appear in the data train and a black-level

sample is taken of the output. This sample is compared with a predetermined black-level set voltage by the comparator. The comparator generates an error pulse output to the amplitude detector. This error pulse is transferred by the amplitude detector as an error voltage to correct the voltage stored on capacitor C2 so that, when the voltage on C2 is applied via S1 to the amplifier, the output of the amplifier will be the desired black-level voltage (zero for our application). Since C2 must be quite large to prevent low frequency oscillations, it takes several error pulses to correct the voltage stored on C2 when the circuit is first turned on. However, after the circuit has reached equilibrium, the required correction occurs on each readout cycle.

The block diagram in Figure 8 was arranged to match the circuit in Figure 10. However, there are details about this circuit which are not covered by the block diagram description. The details are helpful in understanding the exact circuit operation. The high-input impedance buffer amplifier is an FET source follower with a constant current source load followed by a standard emitter follower. The FET operates at 6.3 mA and the emitter follower at 6 mA, giving an 0.95 gain with an output impedance of less than 25 Ω . Any FET used in this amplifier must be made to operate at 6.3 mA for a gate to source voltage range from 0 to $-2.5 \, \mathrm{V}$ maximum. This is the maximum negative voltage available from the black-level clamp as supplied from the peak detector.




Figure 7. I/O and Switch Timing for Automatic Black Reference




Figure 8. CCD Output Signal Buffering Circuit Automatic Black Reference

Applications

This limited voltage occurs when there is no positive error signal from the LM311 comparator. The maximum negative output voltage of the positive peak detector is then produced by the three diodes being forward-biased to -6 V by the $100 \text{ k}\Omega$ resistor. For the automatic black-level correction circuit to function, the -1.9 V input bias to the buffer FET of the amplifier must produce voltage equal to or more negative than the black-level voltage desired at the output of the amplifier-in this case, zero volts. This input bias voltage is necessary so that, when the black-level sample is taken, the comparator will produce a small positive pulse output to be detected. This positive voltage will then be subtracted from the negative output of the detector to bring the input bias of the buffer amplifier to the correct level so that the output is the desired black level when the clamp switch is closed.

The black-level clamp and black-level sample can be timed to occur during the same dark-reference pixels time. However, the black-level clamp disturbs the signal and may cause some errors in the black-level sample. The control signals to S1 and S2 are timed by the exposure time counters

so that the switches will be turned on and off at the exact black-reference pixel times.

The exposure-time counters with black-level switch signal decoding are shown in Figure 7. The decoding is taken from the outputs of the first two down counters. The minimum down count is set by the minimum number of data reset clocks to completely read out the CCD from transfer clock to the two white reference output pixels. This count is 19 + 128 + 14 (or 161) but the counter counts transport clock cycles which are half the data frequency. Therefore, the nearest minimum whole number of TCK counts is 81. To decode a pulse for the black-level clamp four pixels wide and 12 counts from the beginning (81 for down counter), the decode numbers are 75 and 74. In Figure 9, 128 was added for increased exposure time, so 202 was used. By the same reasoning, the decode count for the black level sample was determined to be 4 + 128 (or 132). Other decode intervals can be determined to fit the desired exposure time. The black-level correction cycle may be applied at regular intervals during the exposure time as long as the interval matches the dark-reference pixel repetition rate.




Figure 9. Black-Level Sample and Clamp Decoding

Analog to Binary Signal Conversion

FROM LOGIC

The signal is conditioned so it will interface with the analog-to-digital converter (see Figure 10). For high-speed conversion at 10 MHz, the TRW TD1021 4-bit parallel flash converter is used. It requires no external sample-and-hold because of its speed and design. It accepts a 0 to $-1\ V$ input signal, requires a convert pulse to tell when the analog signal is to be converted, and is powered from 5 V and $-6\ V$

supplies. The convert-pulse timing as related to the output data of the CCD is important for correct A/D conversion.

The TD1021 analog amplitude data sample is read 10 ns after the 50% point of the convert pulse rising edge. In addition, the pulse is a positive TTL amplitude and should be nominally 30 ns wide. From these conditions, the convert pulse should be decoded from the timing logic so its leading edge is 10 ns ahead of the desired sample point on the output




Figure 10. Automatic Black-Level Control and A/D Converter (0.1 to 10 MHz Operation)

the converter relative to the logic from which the convert pulse is to be decoded. The propagation delay time between the reset clock high-to-low transition and the high-to-low transition of the pixel is 15 ns (see Figure 11).

In addition, as shown in Figure 12, the reset clock rising edge is located where the transport clock feedthrough starts to disturb the data pixel. Therefore, the convert pulse should end exactly where the reset pulse starts and should exist 30 ns before that point. The timing diagram in Figure 2 indicates that this is the location shown for the convert pulse and it is decoded from the logic symbols by an AND function of logic signals D and delayed B as shown in Figure 1. Logic

which is delayed from the logic signals used for decoding, additional delay would be needed to place the convert signal exactly as required. Two SN74S08 AND gates were added to provide this delay. Figure 12 shows the CCD pixel data entering the A/D converter and the convert pulse show how well this timing method works.

The results of this design approach are represented in Figure 13. This optical input for the CCD is a uniform illuminated seven-gray shade and black using an incandescent source operated from direct current to prevent 60-cycle modulation. No IR filter is used because there would not be enough light output to produce a 1-V CCD output. As a result




Figure 11. Conditioned CCD Output Signal
Time Related to Reset Clock




Figure 12. Conditioned CCD Output Signal
Time Related to Convert Pulse




Figure 13. Conditioned CCD Gray Shade Signal and A/D Converter Binary Outputs

Applications

7

of the IR plus visible light combined, the gray shades are not uniform changes in intensity. However, this does not detract significantly from the presentation. The A/D converter was set up for its output to be 0000 for a 0 V input and 1111 for a -1 V input. Therefore, -0.067 V analog equals one binary bit state change. Combining the digital outputs with the conditioned CCD signal adds ringing and spikes to the signal. The ringing and spikes are undesirable in the final presentation at 10 MHz output. Figures 14, 15, and 16 show relatively clean output signals.




Figure 14. Conditioned CCD Output with Optical Input (10 MHz Operation — 500 ns/div)




Figure 15. Conditioned CCD Output with Optical Input (10 MHz Operation — 200 ns/div)




Figure 16. Conditioned CCD Output with Optical Input (10 MHz Operation — 50 ns/div)

CONCLUSION

The methods and circuits presented for 10-MHz operation of the TC102 linear image sensor have been directed at the elimination of the transport clock feedthrough from the output signal, automatically maintaining the output signal black reference, and digitization of each pixel output. Although the TC102 is highlighted in this report, the methods described can be applied to the complete family of virtual phase linear CCD devices for operating frequencies in the range to 10 MHz.




Figure 14. Conditioned CCD Output with Optical Input (10 MHz Operation — 500 andly)




Figure 15. Conditioned CCD Orders with Optical Input (10 MRs Operation -- 200 molder)




Figure 16. Conditioned CCD Output with Optical Input (10 MRst Operation -- 50 nucley)

CONCLUSION

The methods and circuits presented for 10-MHz inverted at the TC1CC linear image sensor bave been fire-tred at the this sensor clock freedthrough trem the output signal, substratedly melimining the output digital varieties and digital and of sections of the trempt without the medical back output to the complete family of virtual leaves bed can be applied to the complete family of virtual leaves from CCD devices for operating frequencies in the treme to 10 MHz.

Applications

1

Applications

OPERATING INSTRUCTION SET FOR COLORS OF THE LINEAR CCD IMAGE SENSOR

Introduction

The PC401 and PC402 are the Evaluation Boards designed to facilitate operation of the Texas Instruments CCD linear imager sensors. The PC401 operates the following types of imagers:

TC103	(2048 x 1 pixel organization)	Reference: Evaluation Kit - TCK103
TC104	(3456 x 1 pixel organization)	Reference: Evaluation Kit - TCK104
TC106-1	1 (2592 x 1 pixel organization)	Reference: Evaluation Kit - TCK106-1

The PC402 operates the following type of imager:

```
TC102 (128 x 1 pixel organization) Reference: Evaluation Kit — TCK102
```

The boards are intended to be used as construction aids for experimental systems using the above-listed CCD line-scan imagers. The necessary electronic systems required to drive the CCD imagers are included. Only the input of power supplies and optics is required. The logic circuitry required to time the drive signals correctly and the drivers that interface the logic to CCD levels is provided on the board.

Clocking control is provided by an internal clock generator that can produce data rates from 200 kilohertz to 2 megahertz and can, if required, be overridden by an external clock input.

Exposure time control is also available internally with provision for exposure times from 2 to 16 milliseconds, and can also be overridden by an external input.

Clock voltages for transport, transfer, and reset clocks are controlled as shown below.

- The low-level voltage levels are directly controlled from one of the external supplies (VII).
- The high-level voltage levels are supplied from the board and can be adjusted (VCH adjust).

Power Supply Requirements

Three voltage supplies are required:

- (1) Logic supply: +5 volts, 300 milliamperes
 - (2) Imager output amplifier (VDD): +16 volts min, 100 milliamperes
 - (3) Imager low-level clock (VIL): -16 volts min, 100 milliamperes

Equipment Required for a Typical Setup

- (1) Oscilloscope (Tektronix Model 765)
- (2) Current-limited power supplies (two HP 6216A, one HP 6214A)
- (3) CCD imager being evaluated
- (4) Connectors for connecting board to power supplies

Procedure

(1) Adjust the power supplies as follows:

Supply #1: +5 volts, current limit 250 milliamperes

Supply #2: +16 volts, current limit 70 milliamperes
Supply #3: -16 volts, current limit 70 milliamperes

(2) Connect the power supplies to the evaluation board as shown in Figure 1.

(3) Adjust the oscilloscope with the main sweep set to 2 milliseconds per division and vertical sensitivity set to 5 volts per division. Connect the external sync of the scope to the white reference clock (WRCK) test point shown in Figure 1 to synchronize the scope with the exposure time rate. [†]Set per CCD specification in data sheet for the device being evaluated. The high-level voltage for XCK, TCK, and RCK are adjustable using the V_{CH(ADJ)} potentiometer shown in Figure 1. The low level is set by adjusting the – 16-volt power supply, V_{IL}.

- (5) When the clock levels have been checked, plug the CCD imager to be tested into the test socket and connect the vertical oscilloscope probe to the output-signal test point (see Figure 1). Set the vertical amplifier to "ac coupled" and set the sensitivity to 0.2 V/division. NOTE: Recheck clock levels after inserting CCD into test socket and readjust clock levels if necessary.
- (6) Begin with a low light level on the imager and increase the light level until an output level of approximately 0.4 volts is obtained. Note that if a shadow is cast across the imager the amplitude of the output signal is affected in the region of the shadow.
- (7) Check the effects of exposure time by adjusting its control (see Figure 1). Observe the time between the white reference output signals (see Figure 2). Set the exposure time to 10 milliseconds. Instructions for external exposure time control are shown in the next section.
- (8) Check the output frequency range by setting the frequency-adjust potentiometer to each extreme and observing the frequency range with the oscilloscope. The board should deliver a range of 0.3 to 2 megahertz. Set the frequency to 0.5 megahertz.
- (9) With the main sweep set at 1 millisecond per division, and with the expanded sweep set at 10 microseconds per division, look for the output white reference signal. When it is found, move the probe from the output signal test point to the end-of-scan (EOS) test point and verify its presence (see Figure 2).
- (10) If the TC103 or TC104 is under evaluation, note that an internal reference voltage pin (pin 5) is provided from the CCD. This pin provides the reference voltage for VREF (pin 1) of the output signal amplifier of the imager. Jumper J4 can be set to connect INT REF and VREF of TC103, TC104, or TC106-1 through a 5.1-kilohm resistor (see Figure 3). For TC102, J4 is set to connect VREF to the 7.2-volt point on the voltage divider between VDD and ground (see Figure 3).
- (11) Figure 4 outlines the timing waveforms at test points A through G with appropriate clock pulses.

External Exposure Time

Refer to Figure 3. With jumper J3 set to external position (EXT) and with an appropriate external counter chain, the exposure time can be set as a multiple of transport clock (TCK) period. The output from the external counter is returned to the external exposure time input.


An example of such a circuit is shown in Figure 5. For a data rate of 0.5 megahertz, the time between the white reference outputs (defined as exposure time) for this example is 8188 microseconds. This time may be varied in increments of 4 microseconds (2/data rate) by changing the input to the preset input lines. (Data rate = RCK frequency = 2 X TCK frequency.) Therefore:

TCK = data rate/2 = 500,000/2 = 250,000

Since the preset input down count = 111111111110 = 2047, time per count = 4 microseconds.

Thus:

Exposure time = 2047 counts X 4 microseconds/count = 8188 microseconds




(J1 & J3 SHOWN IN INTERNAL SELECT POSITION)


†J1 = INTERNAL/EXTERNAL CLOCK SELECT

‡J3 = INTERNAL/EXTERNAL EXPOSURE TIME SELECT

§ J4 = INTERNAL/EXTERNAL REFERENCE VOLTAGE (VREF) SELECT

FIGURE 1. LINEAR CCD EVALUATION BOARD





Output Signal (OS) pulse identification: I = Isolation pixel, IP = Image pixel, B = Black reference pixel, WR = White reference pixel, X = Empty pixel.

FIGURE 2. OPERATING INPUT AND OUTPUT VOLTAGE WAVEFORMS (TC103 SHOWN)





FIGURE 3. EVALUATION BOARD SCHEMATIC



A SIMPLE METHOD OF CONDITIONING THE OUTPUT OF A CCD IMAGER FOR INTERFACING TO A DIGITAL SYSTEM

introduction

For applications such as bar-code reading or optical character reading, it may be desirable to convert the analog output of a Charge-Coupled Device (CCD) imager into a binary waveform in which one logic level represents "black" and the other "white". The resulting binary waveform could then be used as a data input to a digital processing system for decoding (a microprocessor, for example). A simple, low-cost method of producing such a waveform is described below.

In the circuit shown in Figure 1, the voltage output of a CCD imager is amplified, filtered, rectified, and "digitized" to produce a simple serial representation of the image. The input of the circuit is required to be at standard video level (approximately 1 volt peak-to-peak), and the output is a TTL-compatible signal. Following is a detailed description of how the circuit operates.

description of circuit

The signal from the CCD imager is first amplified by the LM318 (U2). C1 removes the DC offset from the input, and R1 and R2 determine the gain of the amplifier. The gain of the amplifier is approximately -200 and severely clips the signal. Because the circuit needs only to distinguish ''black'' from ''white'', no information is lost, and in fact the clipping is actually beneficial to the performance of the circuit. This benefit is gained by clipping because it partially removes some of the undesired transfer clock components from the signal. Next, the inverted and amplified signal is rectified by

CR1. This limits the negative swing of the rectifier output to one diode drop below ground. At this point, the "black" level is at or slightly below zero volts. Next, the signal is integrated by R3 and C3. This acts as a low-pass filter, removing most of the transfer-clock component from the signal. The final stage is a comparator, U2, with hysteresis (provided by the combination of R4 and R5) that squares the filtered and rectified signal and provides the final TTL-level output. Because the transfer clock cannot be completely removed from the signal with only a single-order integrator, there is still some high-frequency noise riding on the signal at the input to the comparator. The hysteresis allows the comparator to ignore the effects of this noise. Without the hysteresis, spurious pulses would appear at the output.

evaluation

This circuit was breadboarded and tested using the TCK103 evaluation board to provide the necessary timing signals and preamplification of the CCD imager output. The TCK103 uses a Texas Instruments TC103 imager, a 2048-element linear imager that is capable of providing resolution up to 240 points per inch. It was found that there was some degradation of the imager resolution due to the coarseness of the integration. It is believed that a higher order integrator might improve resolution. One factor to consider in analyzing the value of this circuit implementation in a practical application would be to weight the low cost and minimal parts count of this solution against a more complicated and expensive solution yielding less degradation of resolution.




FIGURE 1. SCHEMATIC DIAGRAM OF CCD IMAGER SIGNAL CONDITIONING CIRCUIT

the sircult shown in Figure 1, the voltage some ingr-fraguenty noise riding on the signs court of a CCD imager is amplified, hierard, at the input to the computator. The hysteresis

and representation of the image, The input of this roles. Without the hysteresis, source is crount is required to be at standard video purpos would appear at the output.

output is a TT-compatible signal following exhibition
a detailed description of how the circuit

TOTO ONE PROCESSOR OF TOTO ON THE PROCESSOR OF

by the LW318 (U2). C1 removes the DC offset from the imput, and R1 and R2 determine the gaid.

of the abnutier, the gain of the amplituer is approximately -200 and severely clips the signal. Secause the circuit needs only to

information is lost, and in fact the clipping is actually beneficial to the performance of the

t partially removes some of the undestrict treasfer dock components from the signet. Next,

hulder to notabilities, yet baltitoer is larger baltique bas betrevet

TC103-ISM Interfacing Circuit

Introduction

Features of TC103

- 2048×1 Sensor Element Organization
- Virture-Phase Technology
- Enhanced Blue Response
- Output Signal Approximately . . . 1 V Peak-to-Peak
- Maximum Operating Frequency . . . 10 MHz
- Effective Sensing Length . . . 254 nm (A4, B4 size)

TC103-ISM Scanner Module

The TC103-ISM is used to evaluate the TC103 CCD. It contains the optical system, the driving circuit for the CCD, and a TC103 CCD, itself. The operating frequency is 2 MHz. The output data rate is 500 kHz. The resolution is 200 dots per inch and there are 2048 sensing elements. Hence, the time required to scan a line is 4.096 ms.

The illumination source for the TC103-ISM is a white fluorescent lamp. The wavelength is between 390 nm and 600 nm. The effective optical path is 333 nm.

The output signals from the TC103-ISM are the Output Signal (OS) and the Transfer Clock (XCK). The waveform of OS can be observed with an ossilloscope.

Interfacing Circuit

The interfacing circuit is designed to interface the CCD Scanner Module and a PC. The image is first scanned by the scanner and the data is sent to the PC. The resulting image is printed by a laser printer such as the TI Omnilaser 2115.

The input signals consist of the Master Clock (MCLK), the Transfer Clock (XCK), and the Scanner Output Signal (OS). The analog signal is sent through the threshold comparator (U1, LM311) and becomes a digital signal. The threshold voltage is set by observing the comparator output waveform (U1, pin 7). A flip-flop (U2A, SN74LS74) is used to clock the data and a serial-to-parallel shift register (U3, SN74LS164) is used to convert 8 bits of data into one byte. Since there are 2048 bits of data for one image line, a total of 256 bytes of memory space needed.

From the timing diagram of the scanner module, it is found that the first valid data appears after 87 Master Clock (MCLK) cycles. An 8-bit counter (U8, SN74LS590) is used to do the counting. As seen in Figure 2, 89 MCLK cycles are then chosen to be the delay time before reading any data into memory. When the counter counts to 89, it will trigger the CCDPAL1 (U9) and a Start-Of-Scan (SOS) signal will, in turn, trigger another flip-flop (U12B, SN74LS74), which will reset the CCDPAL2 (U10). The input clock to CCDPAL2 is MCLK divided by 4 and this clock is further divided by 8 and becomes the counter clock for the second counter (U6, SN74LS590). A write-enable signal will also be generated and fed to the SRAM chip (U5, IDT6116). The addresses for the SRAM chip are produced by the second counter with increment for every 32 MCLK cycles. Therefore, all the 256 bytes of data will be stored into the SRAM without any software control.

When the second counter counts to 256, a Ripple-Carry-Over (RCO) pulse will be sent to the TMS7742 microcontroller. This pulse will interrupt the microcontroller and an interrupt service routine will begin.

TMS7742 Program

There are 4 I/O ports in the TMS7742. In this circuit, ports A and B are used as I/O controller ports. Port C is used as the data/address port and port D controls the upper 3 bits of the SRAM address.

When the program is initialized, I/O signals are sent to clear and disable all flip-flops and counters. Next, the flip-flops and counters are enabled and the TMS7742 enters the idle state until interrupted by RCO signal from the second counter (U6). When interrupted, the address is placed on port C and latched (U7, SN74LS373). A read-enable signal is then sent to the SRAM and read from port C. After reading all 256 bytes of data, the data is sent to a computer via the on-chip serial port and a data-level converter (U14, MC1488). A laser printer then prints the resulting image.

It should be noted that the TMS7742 is operated in the single-chip mode. The operating frequency is 5 MHz. Only 174 bytes are used to write the interfacing program.

Application

The CCD scanner and the interfacing circuit are designed to be used as an optical reader. Applications include facsimile scanner, optical recognition, and PC scanner.

The interfacing circuit is capable of producing a correctly scanned line of image on a laser printer and a thermal head printer. Demonstrations were performed with good results.




Figure 1. Application Notes on TC103-ISM and Interfacing Circuit




Figure 2. Timing Diagram for CCD Scanner Interface Circuit

Scanner Module Timing Descriptions

Timing Diagram No. 1

This timing diagram shows the scanner module input logic and the PAL® IC output logic.

Scanner Module Logic Inputs

SIGNAL NAME	DESCRIPTION	
MCLK	Master clock for all input logic and PAL® logic. This clock operates at 2 MHz at 50% duty cycle.	
XCK	This signal provides the clock logic for the CCD transfer clock input. The period of this signal determines the integration time for the CCD. This period has been set to 5 ms for the scanner module.	
CLMP	This signal provides the clamp logic for the video processing circuitry.	

PAL® IC Output Logic

SIGNAL NAME	DESCRIPTION
тск	This signal provides the clock logic for the CCD transport clock input. The frequency of this signal is 1/2 the data rate.
RCK	This signal provides the clock logic for the CCD reset clock input. The frequency of this signal (500 kHz) determines the data rate.
S/H	This signal provides the sample and hold logic for the TL1591 Sample/Hold IC.
RCK	This signal provides the conversion logic for the TL5501 6-bit A/D converter.

Timing Diagram No. 2

This timing diagram shows the relationship between the master clock (MCK) and all the CCD clock signals (XCK, TCK, RCK) for the sample/hold logic (S/H) and the A/D converter logic (\overline{RCK}) .




Figure 3. Timing Diagram No. 1





Figure 4. Timing Diagram No. 2

Timing Diagram No. 3

This timing diagram shows the entire frame time for the scanner module. The video signal is shown at various points in the video processing.


SIGNAL NAME	This is the raw CCD signal. The dark reference pixels (19) precede the active pixels (2048).	
OS1		
OS2	This is the sample and held video signal. The sample and hold removes the reset to zero between pixels.	
OS3	This is the amplified, inverted, clamped, and buffered video signal. This signal is available at the output connector of the scanner module. It is also input into the 6-bit A/D for digitizing.	





NOTES: RCK logic is the A/D conversion clock
OS1 is the CCD video signal
OS2 is the sample and hold video signal
OS3 is the amplified and inverted video signal

Figure 5. Timing Diagram No. 3



ALL DIMENSIONS ARE NOMINAL IN MILLIMETERS AND PARENTHETICALLY IN INCHES

NOTE: Module is attached to demo fixture. TI will supply the module; customer should supply roller and light source in production.

Figure 6. Dimensions of Module








Figure 7. Dimensions of Scanner Demonstration Unit

Parts List for Scanner Board

	VICE	SCHEMATIC NAME	DEVICE TYPE
	7n 01	U1	TIBPAL16R4-10CN (20-pin)
		U2	TL1591CP (8-pin)
		U3	NE5534P (8-pin)
Chips†		U4	SN75369 (8-pin)
		U5	SN75369P (8-pin)
		U7	LM310N (8-pin)
		U8	TL5501CN (16-pin)
		U9	LM310N (8-pin)

[†]All chips have 2.54-mm (0.100 in) center spacing.

Parts List for Scanner Board (Continued)

DEVICE CATEGORY	SCHEMATIC NAME	DEVICE TYPE	WVDC†
	Q1	2N3906	27 (8,367)
	0.2	2N3904	
Transistors	Q3	2N3904	HALL PLANTED
	Q4	SD214DE	
	R1	2.2 kΩ	
	R2	390 Ω	
	R3	120 Ω	
	R4	120 Ω	
	R5	5.1 kΩ	CB. 23 TB. 12
	R6	150 Ω	55,12 (2.1)
	R7	150 Ω	12,42 (1,61
Resistors [‡]	R8	680 Ω	22,23 (0,8)
	R9	18 kΩ	
	R10	1 kΩ	
	R11	75 kΩ	
	CR2	1 kΩ	All its all its
	CR1	1 kΩ	
	R20	2.5 kΩ	
	R21	10 kΩ	
	R16	5 kΩ (3299 W)	
Potentiometers §	R16	5 kΩ (3299 W)	
	R16	5 kΩ (3299 W)	
	R16	5 kΩ (3299 W)	
	C1 OTTAI	0.1 μF	50 V
	C2	0.1 μF	50 V
	дан С3	10 μF	35 V
Capacitors	C4	10 μF	35 V
(see Notes 1, 2, and 3)	C5	0.1 μF	50 V
	C6	0.1 μF	50 V
		0.1 μF	50 V
	C8	0.1 μF	50 V

[†]WVDC-Working dc voltage

- 2. The $10-\mu F$ and $100-\mu F$ capacitors are tantalum.
- 3. All $0.1-\mu F$ capacitors are ceramic.

[‡]All resistors are 1/4 W and have a 5% tolerance.

[§]Potentiometers are 1/2 W @ 70 °C and are three-lead, in-line potentiometers with 2,54-mm (0.100 in) center spacing and are adjusted from the top.

NOTES: 1. Use 5-mm (0.200 in) spacing between leads of each capacitor.

Parts List for Scanner Board (Concluded)

DEVICE CATEGORY	SCHEMATIC NAME	DEVICE TYPE	WVDC†
	C9	0.1 μF	50 V
	C10	0.1 μF	50 V
	C11	0.1 μF	50 V
	C13	0.1 μF	50 V
	C14	0.1 μF	50 V
	C15	10 μF	35 V
	C16	10 μF	35 V
	C17	0.1 μF	50 V
	C18	0.1 μF	50 V
Capacitors	C19	10 μF	35 V
(see Note 1, 2, and 3)	C22	100 μF	20 V
	C23	0.1 μF	50 V
	C24	0.1 μF	50 V
	C27	0.1 μF	50 V
	C28	10 μF	35 V
	C29	0.1 μF	50 V
	C30	0.1 μF	50 V
	C32	100 pF	200 V
	C33	100 pF	200 V
	C34	22 pF	200 V
(半)5 1	L1	470 μΗ	43 3 m 2
Inductors	L2	1 mH	
	L3	1 mH	Again and
	J1 [‡]	102444-5	
Connectors	J2§	1-102445-6	
Test point pins	TP1-TP9	T49	7

[†]WVDC-Working dc voltage

[‡]J1 10-pin straight post, double-row header connector with 2,54-mm (0.100 in) center spacing.

[§]J2 16-pin right-angle post, single-row connector with 2,54-mm (0.100 in) center spacing. NOTES: 1. Use 5-mm (0.200 in) spacing between leads of each capacitor.

^{2.} The $10-\mu F$ and $100-\mu F$ capacitors are tantalum.

^{3.} All $0.1-\mu F$ capacitors are ceramic.




Figure 8. Scanner Board SB1